# NOTICE WARNING CONCERNING COPYRIGHT RESTRICTIONS:

The copyright law of the United States (title 17, U.S. Code) governs the making of photocopies or other reproductions of copyrighted material. Any copying of this document without permission of its author may be prohibited by law.

# Final Report

# ANALOG AUTOMATIC TEST PROGRAM

### GENERATION USING NOPAL

by

### Cihan Tinaztepe

## Prepared For

epartment of the Army

Leadquarters US Army Communications and Electronics Material Readiness Command

Fort Monmouth, N. J. 07703

Under Contract DAAB07-79-C-1945

January 1980

|   | and the second secon  |  |
|---|--|--|
| REPORT DOCUMENTATION PAGE                             |  | READ INSTRUCTIONS<br>BEFORE COMPLETING FORM                    |
| REPORT NUMBER   | 2. GOVT ACCESSION NO.  | 3. RECIPIENT'S CATALOG NUMBER                                  |
| #80   |  |  |
| TITLE (and Subtitle)                                  | <u> </u>   | 5. TYPE OF REPORT & PERIOD COVERED                             |
| Final Report: Analog Autom                            | atic Test  | Technical Report   |
| Program Generation Using NC                           |  | 6. PERFORMING ORG. REPORT NUMBER                               |
|   |  | Moore School Report #80  |
| AUTHOR(4).  |  | 8. CONTRACT OR GRANT NUMBER(*)                                 |
| Cihan Tinaztepe                                       |  | DAAB07-79-C-1945   |
|   |  |  |
| PERFORMING ORGANIZATION NAME AND ADDRESS              | 1  | 10. PROGRAM ELEMENT, PROJECT, TASK<br>AREA & WORK UNIT NUMBERS |
| Department of Computer and                            |  | AREA & WORK UNIT NUMBERS                                       |
| Science-The Moore School of                           |  |  |
| Engineering(D2) Univ. of Pe                           | nna. Phila,PA  |  |
| . CONTROLLING OFFICE NAME AND ADDRESS                 | 19104  | 12. REPORT DATE  |
| Department of the Army-Head                           |  | January 1980   |
| Army Communications and Ele                           | ctronics,  | 13. NUMBER OF PAGES  |
| Material Readiness Command-                           |  |  |
| 4. MONITORING AGENCY NAME & ADDRESS(II differen       | t from Controlling Office)   | 15. SECURITY CLASS. (of this report)                           |
|   | `  |  |
|   |  | Unclassified   |
| •   |  | 154. DECLASSIFICATION/DOWNGRADING<br>SCHEDULE                  |
| . DISTRIBUTION STATEMENT (of this Report)             | a second and a second | L  |
| Reproduction in whole or part pe                      | mitted for purp  | oses of the  |
| United States Government.                             | sunded ter berb  |  |
|   |  |  |
| •   |  |  |
|   |  |  |
| . STRIBUTION STATEMENT (of the abetract entered       | in Block 20, if different fro  | m Report)  |
|   |  |  |
|   |  |  |
|   |  |  |
|   | •  |  |
| SUPPLEMENTARY NOTES                                   |  |  |
|   |  |  |
|   |  |  |
|   |  |  |
| . YEY WORDS (Cantinue on reverse side if necessary at | d identify by block number)  |  |
| Analog Testing  | NOPAL  |  |
| Automatic Programming                                 | RADIO SE   | T AN/VRC-12  |
| Automatic Test Equipment                              |  |  |
| ATLAS   |  | · · · · · · · · · · · · · · · · · · ·                          |
|   |  |  |
| . ABSTRACT (Continue on reverse side if necessary and | d identity by block number)  |  |
|   | · .  |  |
|   |  |  |
|   |  |  |
|   |  |  |
|   |  |  |

D 1 JAN 73 1473

•

•

·

.

This is a study of analog automatic test program generation >erformed in the context of the NOPAL system. The purpose >f the research undertaken was to use the NOPAL system to generat LTLAS language programs to test analog circuit cards with the IQUATE (AN/USM-410) Automatic test equipment.

The software system is composed of top and bottom parts, ?he top part generates nonprocedural test specification from the :ircuit description of an\* analog circuit. The bottom part generates EQUATE ATLAS programs from nonprocedural specifications

In this report both the top and the bottom parts of the NOPA system are used together to generate test programs to diagnose md isolate single catastrophic failures on two different circuit :ards taken from the AN/VRO12 radio set. The complete process >f describing the circuit cards to the NOPAL System, generation >f intermediate tables, the test specifications, and the ^TLAS programs are presented. Examples from EQUATE runs are presented and evaluated. Final Report: Analog Automatic Test Program Generation using
NOPAL

This is a study of analog automatic test program generation performed in the context of the NOPAL system. The purpose of the research undertaken was to use the NOPAL system to generate ATLAS language programs to test analog circuit cards with the EQUATE (AN/USM-410) automatic test equipment.

The software system is composed of top and bottom parts. The top part generates nonprocedural test specification from th circuit description of an analog circuit. The bottom part generates EQUATE ATLAS programs from nonprocedural specification

In this report both the top and the bottom parts of the NOPAL system are used together to generate test programs to diagnose and isolate single catastrophic failures on two circuit cards taken from the AN/VRC-12 radio set. The complet process of describing the circuit to the NOPAL system, generation of intermediate tables, the test specifications, and the ATLAS programs are presented. Examples from EQUATE runs are presented and evaluated.

# FINAL REPORT: ANALOG AUTOMATIC TEST PROGRAM GENERATION USING NOPAL

# TABLE OF CONTENTS

| TITLE             | i    |
|-------------------|------|
| ABSTRACT          | ii   |
| TABLE OF CONTENTS | iii  |
| LIST OF FIGURES   | vi   |
| LIST OF TABLES    | viii |

م شقر 💽

### TABLE OF CONTENTS

| PTER    | Pa  | ge                   |
|---------|---|----------------------|
| INTROD  | DUCTION   | 1-1                  |
|         | RVIEW OF THE NOPAL APPROACH TO ANALOG AUTOMATIC TEST<br>AM GENERATION                                 | 2-1                  |
| 2.1.    | GENERAL APPROACH  | 2-1                  |
| 2.2     | DESIGN FOR AUTOMATIC TESTING-TOP PART OF NOPAL  | 2-5                  |
|         | AND INPUT TO THE TOP PART OF NOPAL  |                      |
| 2.3     | METHODOLOGY AND PROCESS OF TEST DESIGN  | 2-8                  |
| 2.4     | REPORTS GENERATED DURING TEST DESIGN  | 2-13                 |
| 2.5     | AN INTERMEDIATE LANGUAGE-NOPAL  | 2-14                 |
| 2.6     | AUTOMATIC PROGRAM GENERATION-BOTTOM PART OF NOPAL   | 2-16                 |
| 2.7     | TEST SEQUENCING AND OPTIMIZATION  | 2-16                 |
| 2.8     | ATLAS CODE GENERATION   | 2-19                 |
| .MODELL | ING OF COMPONENTS AND DEVICES   | 3-1                  |
| 3.1     | SEMICONDUCTOR MODELLING   | 3-1                  |
|         | A. DIODE MODEL<br>B. ZENER DIODE<br>C. BIPOLAR JUNCTION TRANSISTOR MODEL                              | 3-1<br>3-8<br>3-11   |
| 3.2     | NOMINAL COMPONENT AND FAILURE MODELLING   | 3-22                 |
| 3.3     | STIMULUS AND MEASUREMENT MODELLING  | -3-21                |
|         | A. RESISTANCE MEASUREMENT<br>B. IMPEDANCE MEASUREMENT<br>C. VOLTMETER, AMPERMETER, AND POWER SUPPLIES | 3-24<br>3-26<br>3-36 |
| 3.4     | ATE-UUT INTERFACE CONNECTING DEVICE MODEL   | 3 <b>-</b> 38        |
| GENERA  | ATION OF A TEST PROGRAM FOR A VOLTAGE REGULATOR CARD -  | A2100                |
| 4.l v   | OLTAGE REGULATOR ASSEMBLY: THEORY OF OPERATION  | 4-3                  |
|         | A. VOLTAGE REGULATOR  | 4-5                  |
|         | B. TIME DELAY<br>C. FILTER  | 4 <b>-</b> 7         |
| 4.2     | NOPAL INPUT   | 4-10                 |
|         | A. CIRCUIT DESCRIPTION AND REQUIREMENTS FOR THE FIL<br>SUBCIRCUIT                                     | TER4-1               |
|         | B. CIRCUIT DESCRIPTION AND REQUIREMENTS FOR THE VOL   | TAGE                 |

REGULATOR AND TIME DELAY SUBCIRCUITS

## 4.3 EVALUATION OF TABLES GENERATED

- A. NOPAL TABLES OF THE FILTER SUBCIRCUIT
- B. NOPAL TABLES OF THE VOLTAGE REGULATOR AND TIME DELAY SUBCIRCUITS

F

- 4.4 NOPAL TEST SPECIFICATION
- 4.5 ATLAS PROGRAM
- 4.6 EVALUATION OF EQUATE RUNS

V. GENERATION OF A TEST PROGRAM FOR AUDIO AMPLIFIER CARD-A5100

- 5.1 AUDIO AMPLIFIER ASSEMBLY-A5100: THEORY OF OPERATION
- 5.2 NOPAL INPUT
- 5.3 EVALUATION OF TABLES GENERATED
- 5.4 NOPAL TEST SPECIFICATION AND ATLAS PROGRAM GENERATION
- 5.5 EVALUATION OF EQUATE RUNS

..

### VI. CONCLUSION

.....

v

### LIST OF FIGURES

CHAPTER II

- 2.1 DESIGN AND USE OF TESTING IN THE LIFE CYCLE OF UUT
- 2.2 FLOWCHART OF THE TOP PART OF THE NOPAL SYSTEM
- 2.3 FAULT ISOLATION TREE ILLUSTRATING OPTIMIZATION TEST SETUPS AND ASSERTIONS
- 2.4 COMPONENTS OF AUTOMATIC PROGRAM GENERATION SYS<sup>2</sup>

#### CHAPTER III

- 3.1 NAP2 BUILT-IN DIODE MODEL
- 3.2 SCEPTRE EBERS-MOLL DIODE MODEL
- 3.3 SCEPTRE DIODE MODEL FOR 1N645
- 3.4 NAP2 DIODE MODEL FOR 1N645
- 3.5 ZENER DIODE CHARACTERISTICS
- 3.6 ZENER DIODE MODEL
- 3.7 NAP2 ZENER MODEL FOR 1N75 2A
- 3.8 NAP2 BUILT-IN BIPOLAR JUNCTION TRANSISTOR MODE
- 3.9 SCEPTRE BIPOLAR JUNCTION TRANSISTOR MODEL
- 3.10 SCEPTRE MODEL FOR TRANSISTOR 2N329A
- 3.11 NAP2 MODEL FOR TRANSISTOR 2N329A
- 3.12 SINGLE CATRASTROPHIC FAILURE MODELS IN NOPAL
- 3.13 EQUATE RESISTANCE MEASUREMENT
- 3.14 NOPAL MODEL OF THE EQUATE OHMMETER FOR NAP2
- 3.15 NOPAL OHMMETER AS ATLAS PROCEDURE
- 3.16 EQUATE IMPEDANCE MEASUREMENT

# CHAPTER III (continued)

- 3.17 NOPAL MODEL OF EQUATE IMPEDANCE METER FOR N.
- 3.18 NOPAL IMPEDANCE METER AS ATLAS PROCEDURE
- 3.19 NOPAL STIMULUS AND MEASUREMENT FUNCTIONS AS ATLAS PROCEDURE
- 3.20 A2100 INTERFACE SCHEMATIC
- 3.21 A5100 INTERFACE SCHEMATIC
- 3.2.2 ICD HOOKUP DIAGRAM

CHAPTER IV

- U.I A2100 VOLTAGE REGULATOR CIRCUIT CARD
- 4.2 VOLTAGE REGULATOR, SIMPLIFIED SCHEMATIC
- 4.3 TIME DELAY CIRCUIT, SIMPLIFIED SCHEMATIC DL
- 4.4 CIRCUIT SCHEMATIC DIAGRAM OF A2100 CARD
- 4.5 ASSEMBLY A2100, PARTS LOCATION AND WIRING D
- 4.6 NOPAL INPUT FOR A2100 (FILTER SUBCIRCUIT)
- 4.7 NOPAL INPUT FOR A2100 (VOLTAGE REGULATOR AN: TIME DELAY SUBCIRCUITS)
- 4.8 NOPAL TEST SPECIFICATION FOR A2100 (FILTER SUBCIRCUIT)
- 4.9 ATLAS PROGRAM FOR A2100 (FILTER SUBCIRCUIT)
- 4.10 EQUATE PRINTOUTS FOR THE FILTER SUBCIRCUIT
- 4.11 EQUATE PRINTOUTS FOR THE VOLTAGE REGULATOR , TIME DELAY SUBCIRCUITS.

#### CHAPTER V

- 5.1 ASSEMBLY A5100, PARTS LOCATION AND WIRING D!
- 5.2 MONITOR AMPLIFIER, SIMPLIFIED SCHEMATIC DIA<
- 5.3 AUDIO AMPLIFIER, SIMPLIFIED SCHEMATIC DIAGR,
- 5.4 CIRCUIT SCHEMATIC DIAGRAM OF A5100 CIRCUIT
- 5.5 NOPAL INPUT FOR A5100

5.6 NOPAL SPECIFICATION FOR A5100 - SUBCIRCUITS 5.7 EQUATE PRINTOUT<del>S</del>iFOR AS 10 0

# LIST OF TABLES

# Page

# CHAPTER 3

|           | 3.1  | NAP2 BJT MODEL PARAMETERS 3-13                                   |                   |
|-----------|------|--|-------------------|
|           | 3.2  | COMPONENT TOLERANCES 3.23  |                   |
| CHAPTER 4 |      |  |                   |
|           | 4.1  | A2100 - FILTER SUBCIRCUIT FAILURE DICTIONARY                     | 4                 |
|           | 1+.2 | A2100 – BINARY VALUED DIAGNOSIS MATRIX AND<br>ASSERTIONS TABLE   | i+_               |
|           | 4.3  | A2100 - MULTIPLE VALUE DIAGNOSIS MATRIX AND<br>TEST LIMITS TABLE | 4-;               |
|           | 4.4  | A2100 - AMBIGUITY REPORT   | 4-:<br><b>4-;</b> |
|           | 4.5  | A2100 - TEST SETUP OPTIMIZATION REPORT                           |                   |
|           | 4.6  | A2100 - LOGIC OPTIMIZATION REPORT                                | i+_               |
|           | 4.7  | A2100 - VOLTAGE REGULATOR AND TIME DELAY CIRCUI                  | т 4-              |
|           |      | AMBIGUITY REPORT   |                   |
|           | 4.8  | A2100 - TEST SETUP AND OPTIMIZATION SUMMARY RE                   | PORI              |
|           |      |  |                   |

4.9 A210 0 - LOGIC OPTIMIZATION REPORT

CHAPTER 5

- 5.1 A5100 AMBIGUITY REPORT
- 5.2 A5100 TEST SETUP AND OPTIMIZATION SUMMARY REPORT

| REFERI | ENCES        | А      | .1 |
|--------|--------------|--------|----|
| NOPAL  | PUBLICATIONS | LIST A | 2  |
| APPENI | DIX          | А      | 5  |

#### CHAPTER I

#### Introduction

This is a study of analog automatic test program generation process performed in the context of the NOPAL system. The purpose of the research undertaken was to use the NOPAL system to generate programs in the ATLAS language to test analog circuits using an automatic test equipment. This software system is composed of top and bottom parts. The top part relates to the generation of nonprocedural test specifications from the description of an analog circuit. [1] The bottom part relates to the generation of ATLAS programs from a nonprocedural specification.[2] Both parts can be used independently of each other. A list of relevant reports and papers published by the NOPAL project is included in the references.

The effectiveness of the NOPAL system was investigated by taking two separate approaches. In one case only the bottom part was used to generate ATLAS programs to program the perform tests on the AN/ARC-114 radio set. The description of the test was taken directly from the depot maintenance work requiremen documents and written by hand in the NOPAL specification langua All tests were successfully conducted on the EQUATE test equipment. The findings of this approach are presented in a separate report. [3]

In the second case, both the top and the bottom parts of the NOPAL system were employed together to generate programs to diagnose and isolate failures on two different circuit cards taken from the AN/VRC-12 radio set. In this report the complete process of describing the circuit cards t the NOPAL system, generation of intermediate tables, the test specifications, and the ATLAS programs are described. Finally examples from actual ATE runs are presented and evalue

The report is organized in six chapters. Chapter I is aj the contents and organization of this report.

Chapter II provides a description of our overall approaci analog automatic test program generation based on our past re; and development activity. Sufficient detail is provided so a; to obviate the need for frequent reference to the earlier tec; publications and related documentation.

The modelling of circuit components and ATE devices are described in Chapter III. The variety of circuit components, failure modes, stimulus and measurement devices is limited to those types utilized in the test program generation for the A. and A5100 circuit cards. A description of interfacing these circuit cards to the EQUATE is also provided.

The complete process of test program generation and execution to diagnose and isolate single catastrophic failures in the A2100 card is described in Chapter IV. A description of the input supplied to the top part of the NOPA; system is followed by an overview of the tables generated by

•t ..... 1-2.-..'-

the system. The specification of tests based on these tables is also explained. Finally, the ATLAS program generated from these tests is described and followed by program execution results.

A description of test program generation for the A5100 circuit is given in Chapter V. The organization of this chap follows closely the previous chapter.

A summary of the findings of this research, success and difficulty areas encountered in using NOPAL, and suggestions for future research and improvements are given in the final Chapter VI.

The appendix at the end contains the semiconductor models in the circuit analysis language used in this work. It can be used as reference to build models for other devices

#### CHAPTER II

## An Overview of the NOPAL Approach To Analog Automatic Test Program Generation

#### 2.1 General Approach

This section provides a description of our overall approach to analog automatic test program generation (AATPG) based on our past research and development activity. Sufficie detail is provided so as to obviate the need for frequent reference to the earlier technical publications and related documentation.

We have developed an AATPG system, called the NOPAL system, which automatically generates programs in the ATLAS test programming language to test and diagnose malfunctions in analog electronic circuit boards. The system consists of two distinct parts: a <u>top-part</u> which analyzes the circuit diagram and determines the necessary tests, and a <u>bottom-part</u> which analyzes the required tests and produces a program in the RCA EQUATE ATLAS test language for use with the RCA AN/USN automatic test equipment.

The top-part, the NOPAL language, and the bottom-part are described in respective subsections below.

The application of computer technology to automated testing of electronic circuits should suggest not only the use of computers but also the employment of automatic programming methodologies. The tasks of developing functional or fault diagnosis tests, and the programming of computer controlled test equipment to perform these tests are strikingly similar

to software development tasks in many other areas of applicat of computers. Recent research on automatic generation of computer programs has been motivated by the high costs and expertise needed for software development. These same probles exist in automatic testing as well. The complete automatic performance of these tasks seems the only effective way to reduce significantly the required costs and expertise. Our work to date applies automatic program generation methods to testing of analog electronic circuits. It consists of structuring and incorporating the methods of analysis of electronic circuits and the methods of computer programming within an automatic system named NOPAL, which performs the software development for testing a specified circuit by compu controlled test equipment.

Software development is generally characterized as a three-phase procedure consisting of (1) development of requir ments, (2) development of a specification for each program unit, and finally (3) development of each program in a high level language, A similar approach is generally used in automatic program generation systems which consist of two par (1) a <u>top-part</u> which accepts as input a statement of problem requirements and produces, as an output, a program specificat and (2) a <u>bottom-part</u> which accepts, as input, the program

This general approach has been adopted in NOPAL. The top-part of NOPAL analyzes the circuit to be tested and produ a specification of the needed set of tests (expressed in the NOPAL language), The top-part is based primarily on knowledg

2-2

of electronic circuits and systems. It is approximately 16,000 FORTRAN statements long. The bottom-part performs the computer programming task and produces a program in t ATLAS test language. It is based primarily on programmir knowledge.

As illustrated in Figure 2.1, information consisting of circuit diagrams, circuit layout and testing objective is evaluated in the top-part. Necessary changes in the design are indicated when testing cannot satisfy the requ ments. If the design is satisfactory, the top-part of th system can determine a complete set of functional and fau isolation tests to be employed in fabrication and mainter The bottom-part, consisting of approximately 18,000 lines of PL/1 code, produces a corresponding ATLAS program that is utilized in computer controlled automatic test equipme which will test the unit under test (UUT) and produce app diagnoses.

Each of these two parts is independent of the other could be usefully employed by itself. The interface betw the top and bottom parts is a specification of tests expr in a language named NOPAL. Unlike ATLAS, NOPAL is not a programming language. It is a <u>specification language</u> in sense that it can be used only to describe individual tes It does not have facilities for stating commands or for sequencing the execution of tests. The top-part may be u by itself, where the user writes the test programs manual based on the automatically produced test specifications.




FIGURE 2.1 IHSKN AND USB OF TESTING IN THE LIFE CYCLE OF A WIT INDER TEST (UUT)

can also be specified in NOPAL manually in which case only bottom-part of the system is utilized to generate the ATLAS programs.


In the following, the top-part is described first, and followed by a description of the bottom-part.

The NOPAL system described is oriented towards the RCA EQUATE ATLAS[4] test language and the associated complement of test equipment. However, the system incorporates feature that facilitate production of programs in other test programming languages and different computer controlled test equipment.

2.2 Design For Automatic Testing: The Top Part Of Nopal

The objective of the top-part of the system is to find a small and effective set of tests for a UUT, and express is in the NOPAL language. The process is illustrated in Figur The input required for the user is shown on the left side of Figure 2.2 and described in subsection 2.2.1. The methodology and processes are shown at the center of Figure and are described in section 2.3. The output reports are shown on the right of Figure 2.2 and are described in subsection 2.4. The NOPAL language, in which the tests are specified, is described in subsection 2.5.

There are six input sections: (1) circuit description (2) accessible test terminals, (3) UUT failure definitions, (4) fault isolation testing objectives, (5) measurement accuracy, and (6) initial conditions. The first input is r



id the remaining are optional. They are all important to understanding te test design process.

Circuit Description of UUT: The test design is based on modeling and .mulation of the UUT under nominal and malfunctioning conditions for determini le symptoms of component failures. The analysis of the circuit in the top-par i based on simulation of faults. The modeling is based on the equivalent cirlit drawing of the UUT, The equivalent circuit may consist of resistors, capa Ltors, inductors, mutual-inductances, voltage and current sources, bipolar and ST devices. Accurate modeling of the last two component types may be an invol isk, however sufficient published data is available for popular types. Each Lrcuit component is given a unique name, where first letter identifies the imponent type. The value of any element may be defined by a numerical constan \*ble, or mathematical expression. Component tolerances are specified by tating the maximum percentage deviation from the nominal value. Each circuit Dde is ..assigned a name. Current flow direction and source polarities are also The status of mechanical switches or potentiometers are treated as adicated. ifferent initial conditions of the system. The description of an equivalent ircuit follows conventions used in Computer Aided Circuit Analysis (CANA) prorams. We use the NAP 2 CANA program and follow its conventions,  $\sqrt{5}$ 

<u>Availability of Test Terminals</u>: Any of the circuit nodes may be used for ttaching test devices. However, the user may restrict the class of terminals vailable for testing to external contacts on the circuit board. Manual probe ontact points may also be specified.

<u>Failure Definition</u>: The objective of testing is to discover the componeni f the UUT that have failed in a manner defined by the user. Since failure is the user to be a failure. Failure definitions may include topological chang ch as the removal or addition of a component. Typically catastrophic (open d short circuit) and out-of-tolerance failures are most common. To ease the sks of input preparation, individual catastrophic failures are included autom cally and the user has to declare only the remaining failure definitions (i.e. ltiple component failures) as changes to the nominal circuit description. The mber of tests that are required is related to the number of failures. Testing agnose a large number of potential faults may be extremely time consuming and usive. The user can compromise between cost and quality by restricting the st objectives to discover only the more likely or most harmful failures.

<u>Fault Isolation Test Objectives</u>: To reduce the number of tests and lower sting costs, the user may wish to accept tests which will sometimes not locate failure in a specific component, but in a small group of components. The ilure isolation requirement is expressed in statements denoting that  $P_k$ % of the tal number of possible failures may be located in ambiguous classes consisting k or less components. P's are cumulative percentages, therefore  $P_{k1} < P_{k2}$ and  $k_1 < k_2$ --- $k_n$ .

<u>Measurement Accuracy</u>: Three types of accuracy may be specified (1) minimum asurement threshold, (2) percentage inaccuracy of the measurement, (3) number significant digits of the measured value. The default values are 0.1% measurent at scale inaccuracy and four significant digits in the meter readings. All its are in MKS.

<u>Initial Conditions</u>: A final optional input section specifies also the itial conditions of the UUT to speed the computer solution.

# METHODOLOGY AND PROCESS OF TEST DESIGN

As shown in Figure<sup>2.2</sup> the first component of the process (P1) creates a ilure dictionary data base for the UUT, based on the UUT circuit and failure

scription supplied in the input.

The next component (P2) generates candidate stimuli and measurements for sts using the three strategies described below, one at a time. First, small ltage stimuli (d.c. or a.c., depending on the type of components involved) ar nnected to connecting - points of the UUT, with the objective of measuring pedances at the connection points. This is referred to as the <u>cold-circuit</u> rategy. Next, the UUT is powered with the nominally specified d.c. power sou d voltage and current measurements are conducted at the available nodes. This rategy is referred to as a d.c.-nominal. Finally, an a.c. signal is applied put connecting points and user specified tests are conducted. This strategy ferred to as <u>a.c.-signal</u>. The system design process provides for addition of re test strategies in the future. These strategies are all employed one at a me in the above order.

Next in (P3), the circuit behavior is simulated with the above stimulus plied, with the components having nominal values and with the components havin ilure conditions enumerated in the failure dictionary, one at a time. The nsitivity of the circuit response due to tolerances is also determined for ch case. A CANA program, NAP2 has been selected to perform the simulation sed on considerations of economy of computer usage costs. The simulation oduces, for the nominal case and for each failure, ranges of measurable physal entities (voltage, current, phase etc.,) observed at connecting points.

In the 4th component (P4), each range to be verified by a measurement is ecified in an <u>assertion</u>. These assertions, together with information on the sociated connecting points for the stimulus and measurement and on the associ address are inserted into a Failure Symptom Table. This is further discussed

Based on this information, it is possible (in P5 and P6 of Figure 2.2) to

The first two considerations are attained by the same algorithm. The proach is to create a <u>fault isolation tree</u>. Figure 2.3 illustrates the constr on of such a tree. The top of Figure 2.3 shows the relation of five tests to we failures. The tests are listed in respective rows. Each test specification insists of three parts, the stimulus, the measurement and the assertion that fines the upper and lower limits. These three parts are identified by numeral or brevity. Thus for instance: 1.2.3. means the combination of the first stimus, s, second measurement and third assertion. The failures correspond to respect we sat the top right of Figure 2.3. They are identified by numerals 1 to 5. The trix consists of "1" in positions where a test may identify a corresponding fulure, and "0" in the other positions.

The <u>nodes</u> of the fault isolation tree at the bottom of Figure 2.3 represent a failures as determined by the outcomes of tests. The branches coming out of




FIGURE 2.3 p<sub>A</sub>yr<sub>J</sub>T ISOLATION TREE ILLUSTRATING OPTIMIZATION OF TEST SETUPS AND ASSERTIONS

ach node are labelled by assertions associated with a test setup. Each brand inks to a lower level node containing a disjoint subset of the failures presei n the parent node.

The <u>leaves</u> of the tree represent the <u>equivalence classes</u> of failures aftei esting is finished. Therefore, the leaves of the tree indicate the final faus solation achieved. Any one of the failure modes included in each leaf may be he possible cause of the failure of a UTUT.

There are many ways to create this tree. The approach taken here is to reate a <u>balanced</u> tree with respect to the number of failures included in each ode; that is, the test at each level is selected so that nearly equal number o ailure modes are isolated at each node of the next depth.

The fault isolation tree is created as follows:

- Initialization: Place the names of all the failure modes of the failure dictionary into the root node.
- Determine which test will be used to define the branches out of the root no The first test setup to be accepted is the one' that yields the -highest enti (information content). The entropy is defined as:

$$H(T_i) = \sum_{j=1}^{n} P_{ij} \log P_{ij} ; P_{ij} = \frac{K_{ij}}{N_f}$$

k.\* is the number of failure modes diagnosed in the jth equivalence class determined by the outcome of test  $T_{\underline{1}}^{<}$ . A node can fanout to m new nodes where m is the number of assertions of that test setup.

Find the smaller equivalence classes: Using the diagnosis of the test whic yields the highest entropy, construct the distince equivalence classes (noc at the *next* depth of the tree and label the branches coming from each of the upper level nodes to the .lower level nodes. Find the next test with the highest entropy: Given the equivalence classes found in Step 3, find the next test which gives the highest entropy. This c tropy is calculated as defined in Step 2. If there are several tests which give the same entropy, then accept the test which has the lowest average measurement sensitivity.

Check for termination: If the entropy has not increased or all tests have b utilized, then "best" fault isolation possible is reached, therefore, termin Otherwise, repeat starting from Step 3.

The fault isolation tree can then be used to minimize first the number of st setups, then the number of assertions. Next the effect of conjunctions and sjunctions of passing and failing tests is analyzed to improve fault isolation i reduce the number of tests. Redundant tests are then deleted. Finally the nimum number of tests and assertions are joined to select the diagnosis. Deta these algorithms are given in [1].

The last component shown in Figure 2 produces these tests in NOPAL syntax. REPORTS GENERATED DURING TEST DESIGN

The reports produced by the top-part, shown in Figure 2.2, give a step by seture of the progress of circuit analysis and test design. This reporting give user sufficient information in order to overcome a variety of problems that r arise. Some of these reports are only briefly described below as they are ligthy and their understanding would require a detailed explanation of the syst ich is beyond the scope and space of this paper.

Failure Dictionary: As noted, the failure dictionary consists of the astrophic failures of the individual components of the circuit and any other lure modes specified by the user. This report is in the form of a table. The a row in the table for each failure mode. The columns give: an identificati ber, failure type (open, short, etc.), the nodes of the component in the cirit diagram, whether the failure is due to a topological change or due to a

ange in value of a component, the threshold value of the component which indi e failure, the model used to simulate the component and a relative index of kelihood of this failure.

<u>Circuit Analysis Output</u>: This is a data base consisting of the unmodified tputs of the NAP2 system for each simulation of the circuit.

<u>Stimulus, Measurement-region and Failure Tables</u>: This is a series of tabl ich show the tests initially selected and progressively those retained or con ted in the test optimization process, as well as the basis for deletion of ot sts.

<u>Ambiguity Report</u>: An elementary group of failures where it is not possible distinguish further between the individual (or subgroups of) failures is ref as an <u>equivalent class</u> of failures. This report is in a form of a table wit row for each equivalent class. The columns consist of an identification number e number of failures (referred to as the <u>ambiguity</u>), the percentage of the to mber of failures, a cumulative percentage, and a list of the component names d their failure functions constituting the equivalence class.

<u>NOPAL Test Specification</u>: This report constitutes the final documentation the test requirements. The NOPAL test specification itself is shown and exained in the next section. In addition there are several summary reports.

5 INTERMEDIATE LANGUAGE - NOPAL

NOPAL specification statements can appear in any order (due to its nonocedural nature). Yet, for organization purposes we will consider the tes ecification as divided into the <u>UUT</u>, <u>ATE and <u>Test-Module</u> Sections. Below, e NOPAL specification has been generated automatically by the top-part. We te that the NOPAL language is also easy to use when specifying tests manually.</u>

UUT Specification: consists of two parts, component-failures and test-term

<u>ATE Specification</u>: ATE related information, which is needed to verify the est Modules and the UUT specifications, is organized in two sections: (1) ATE onnecting points, which are connected to the matching UUT connectors, and 2) <u>ATE functions</u>, which specify evaluation of parameters involving stimulus id measurement devices. Purely computational functions may also be used and Lsted here.

We have allowed the user to define <u>functions</u>, which are high level operaions involving application of stimuli, measurements and computations. These unctions are similar in concept to the use of functions in PL/1. The user wi! Iso be required to specify for each function a procedure in the object languaj f the system (in this case EQUATE ATLAS) utilizing the equipment of the objeci TE unit. These procedures will be further discussed.

<u>Test Module Specification</u>: This section includes a collection of 1) test )dules. 2) diagnoses and 3) messages. The test-modules specification is the < f the NOPAL specification. Each test module is specified independently of th< thers, thereby individual test modules can be modified, deleted, or added ithout affecting the rest of the test modules.

The subparts of each test module (in addition to the test module label) a: 1) the <u>stimuli</u> that need to be applied to the UUT at test time, (2) the <u>measu-</u> <u>ents</u> that need to be made with the comparison limits that will determine the assing or failing of a test, (3) the <u>logic</u> that selects diagnoses based on thk esults, and (4) diagnoses. These four parts are described below.

Each test starts with the identification label of the test. The stimuli nd measurements are defined by <u>conjunctions</u>, which specify the devices that mi e applied simultaneously. Each device in a conjunction is specified by a <u>trii</u> hich consists of: 1) the terminals where the device must be connected, 2) a ti elation and 3) the function name (that refers to the device) and the values o

2 - 15

.

ariable names of the parameters of the function.

Next the <u>assertions</u> specify relations between variables of the tests, sing algebraic and locigal notation in general use.

Finally the logic part of the specification shows the rules for selecting diagnoses based on the outcome of the test, using notation which implements ult isolation tree described in Section 2.3.

<sup>6</sup> AUTOMATIC PROGRAM PRODUCTION: THE BOTTOM-PART OF NOPAL

Figure 2.4 illustrates the components of the automatic program production the NOPAL system. The inputs are test specifications written in NOPAL. [1,7]


The first component in Figure 2.4 performs syntax analysis of the test specification. Also, the test specification is encoded and stored in a simulated as ociative memory to facilitate later processing. Syntactical errors and document is consisting of a specification listing and several cross reference report ormatted for easy readability, are produced. This component is not described rther here.

The second component incorporates an engineering knowledge-base which is a stermine and optimize the sequence of execution. In the course of analysis, a system produces various additional reports including error/warnings of dete aconsistencies, fault locating summary, and a flowchart showing the test execuon sequence. This component incorporates some novel methods and is described arther below in Section 2.7.

The third component generates a test program in EQUATE ATLAS acceptable to RCA AN/USM-410 series ATE. It is briefly reviewed in section 2.8 The object ogram needs to be compiled by the EQUATE ATLAS compiler, and then it will be ady to test the given class of UUT's.

,7 TEST SEQUENCING AND OPTIMIZATION

The automatic sequencing and optimization process is further discussed



elow because of its importance and novelty. The NOPAL system automatically ptimizes <u>intra-test</u> and <u>inter-test</u> execution sequences and generates control ogic for dynamically evaluating the conditions that determine the progress of he testing and selection of the next test. The process of determining the equencing consists of considering the test modules and their subcomponents as ntegral units represented by nodes in a directed graph. The specification is nalyzed to determine <u>precedence relationships</u> between test modules or their ubcomponents. These precedence relationships are represented by directed dges in a directed graph. A precedence relationship means that one node must recede the other at execution time of the object test program. One node is a <u>redecessor</u> of the other, which is the <u>successor</u>. Six major inter-test preced elationships are briefly explained in the following.

(1) <u>Data determinacy</u> incorporates the principle that data or variables m e evaluated before they can be used. The generation of data by a predecessor odule is recognized by the declaration of a TARGET variable. A successor est module references the same variable, declared as SOURCE.

(2) <u>Interactiveness</u> relationships are dictated by the need to exchange essages interactively with the ATE operator.

(3) <u>Component protection</u> is based on the concept that non-destructive esting can be achieved if a critical component is tested before other comonents which depend on it for their normal operation. Furthermore, the failur f such a critical component will prohibit the performance of any test which ha rotected components.

(4) <u>Fault-isolation</u> strategy schedules tests in a top-down fashion using omponent subset relationships. The more generic fault isolation tests are per ormed first. The lower level, more specific tests are then executed or skippe

epending upon whether the failure is detected at the top level. (similar in c

(5) <u>Stimuli application</u> is concerned with efficient application of stimul is based on the assumption that application of stimuli is most time consumination is application of stimulus is application is application.

(6) <u>Failure likelihood</u> uses the idea that efficiency is obtained by first esting those components which are more likely to fail. Information is extract com the failure index field in the UUT Component Failures specification.

Based on the graph, the consistency, completeness, ambiguity and feasibili the test specifications may be checked. Possible cycles in the directed gra uply errors. They are detected and reported to the user. Finally all nodes a dered in proper execution sequence defining a flowchart of the program.

This phase of the system produces two flowcharts showing the order of the the object program. The inter-test flowchart report shows the sequence of e thin each test module. The intra-test flowchart report shows the overall exe on sequence of the test modules.

### 8 ATLAS CODE GENERATION

The object program may be viewed as constructed in three levels. The two op levels are generated automatically. The first level is the global program. consists of the data declarations followed by calls on procedures for perfor ing the respective test. It is based on the inter-test flowchart report gener the test sequencing phase. Each test is followed by the logic to determine election of the next test based on the result (passing or failing) of the revious tests.

The second level consists of procedures for each one of the test modules. nese procedures are based on respective intra-test flowchart reports generated a the previous test sequencing phase. Because of limited space these more engthy procedures are not shown here. To employ the stimuli and measurement devices, the test procedures include calls on the lower level procedures that correspond to the functions which were specified at the ATE Function section of the NOPAL specification. These procedures are written manually and placed in the Function Library of NOPAL,

The intent of automatic program generation is to keep the user away from the object programming language. The users of NOPAL need not even read the ATLAS code generated. However for system debugging purposes this code may be easily read and understood. By selecting the proper options at the time NOPAL is invoked, an ATLAS program with full program execution trace can be generated. In this mode, the ATE prints the procedures invoked, steps executed, variables computed, and the state of the diagnosis selection process. This mode of operation greatly enhances the user's confidence level in using such automatically generated programs.

It was founid desirable to incorporate in NOPAL various facili that would facilitate its wider use. There is a need for two types of capabilities: first to produce test programs in a variety of high level test languages, and second to incorporate in the produced programs use of stimulus and measuring devices that are available in the automatic test equipment to which the produced programs are oriented. The facilities to attain these two capabilities in NOPAL are as follows:

(1) All except one on the NOPAL system components are independent of the object high level test language in which the programs are to be produced. The only component of the system that is dependent on the test programming language is the Code Generation component shown at the bottom of Figure 2.4. Furthermo this component incorporates tables which translate the entries in the flowchar

(produced by the Test Sequencing component shown in Figure 2.4), into respective test programming language statements. To produce programs in a language other than the EQUATE ATLAS, it would be necessary only to modify the Code Generation component of the system. It is anticipated that the modifications required would not be very difficult due to the tabular structures in this component.

(2) As already noted in the discussion of the NOPAL language, the NOPAL specification has an ATE section where stimulus and measurement device that are to be utilized may be described. The NOPAL system includes a library of routines, in the object test programming language, which correspond to the devices specified in the ATE section of the NOPAL specification. Thus expected use of additional or different devices may be incorporated in the program by entering in the library of the NOPAL system appropriate routi for these devices. This feature also allows for further enhancement by use in the NOPAL specification of very high level and complex devices, which in fact require a simplified model comprised of a number of lower level real devices to perform the equivalent function. This capability allows the use of higher level statements, thereby saving much labor by the user.

## CHAPTER III

Modelling of Circuit Components and ATE Devices 3.1 Semiconductor modelling

The NOPAL approach to fault diagnosis and isolation is based on simulation of the circuit to be tested with its components in the nominal and failed modes. The stimulus and measurement functions (effectively ATE devices) are included in the simulation. In some cases the signals between the circuit and test equipment pass though an interface device. If this is the case, a circuit equivalent description of the interconnecting device is included in the simulation. The models used in the simulations are described in this chapter.

In Section 1 of this chapter, modelling of the semiconductor devices in the NAP2 circuit analysis language is described. The semiconductor device types are limited only to those found on the A2100 and A5100 circuit cards. In Section 2 models of other circuit components and equivalent circuit diagrams of single component failures are described. The modelling of ATE stimulus and measurement devices are described in Section 3. The variety of stimulus measurement device models presented in this chapter is limited to those devices of the EQUATE used in testing the A2100 and A5100 circuit cards. The ATE-UUT interconnecting devic for the above cards is described in Section 4.

A. Diode Model

Because of the non-linear V-I characteristics of the diode, correct analysis of a circuit containing diodes becomes critical dependent on the definition of diode characteristics. Specifying

- -

the model accurately is the most important part of the ana

In circuit analysis programs several different diode m are used. The built-in model of a diode in NAP2 (Nonlinear Analysis Program) is shown in Figure 3.1.




Figure 3.1 NAP2 Built-In Diode Model

NAP2 diode model characteristic is extended linearly when VD<0, and when the dynamic conductance GD>GS. GS may be specified by the user. The equations for the current ID the charge on capacitor CD, which is QD, are defined in the non-linear region as follows :

 $ID = IS \cdot (exp(VD/VT) - 1)$  $QD = \tau_T \cdot ID + \int_0^{VD} CD / (1 - (V/\phi))^{\gamma} \cdot dV$ 

The variables in the above equation are as follows:

ID: Diode current source

QD: Charge across capacitor CD

IS: Diode reverse saturation current

- VD: Voltage across diode
- VT: Constant in the capacitor equation of diode
  - ∳ : Junction potential
  - Y : Exponent in capacitor equation
  - T: Transition time constant of the diode
- CJ: Zero bias junction capacitance
- GS: Maximum dynamic conductance

The built-in diode model is referenced in NAP2 circuit descript language as follows:

Txxx Pnode Nnode LISTNAME

<u>LIST NAME</u> is a reference to a previously defined parameter list for the diode:

LIST NAME /DIODE/ IS value VT value TT value CJ value >

FI value GA value GS value 'value' can be constant or functional.

Even though the NAP2 diode model has reasonable level of accuracy, there are some disadvantages in using this model. The disadvantages are:

(1) The diode current ID is non-linear only in a small range of the forward biased region. Outside this area linearity is assumed. This model Becomes inadequate when the circuit has failures which may result in high current levels.

(2) The parameter list for the built-in model of diod is not directly available in the semiconductor data manuals. The user has to solve lengthy equations using the data given in the semiconductor data manuals to of the parameter list of built-in model.

Because of the above disadvantages and linearization of built-in diode model of NAP2, the SCEPTRE diode model is a and a corresponding NAP2 model is developed. A large amount of published SCEPTRE models are available for commonly used diodes [ $\vartheta$ ].

The SCEPTRE diode model developed in the NAP2 circuit description language is described below. This model shown Figure 3.2 is known as the EBERS-MOLL model. The device p given in SCEPTRE model publication are used in this model






Figure 3.2 SCEPTRE Ebers-Moll Diode Model

The equation of the model are as follows:

VCD/

ID - IS • ( ^ - 1)

$$CD = \frac{CO}{(\phi - VCD)}n + KD'(ID + IS)$$

CD = The sum of the diode transition and diffusion capacitances where

 $\text{CO/(<J>-VCD)}^{\textbf{n}}$  » Transition capacitance \* CJ, and

KD(ID+IS) « Diffusion capacitance

ID « Dependent Current generator representing the diode junction current. The generator is a function of voltage VCD,

IS » Diode reverse saturation current

RB \* Diode bulk resistance

VT » Co.nstant of the diode equation (volts)

CO = Constant of the transistion capacitance equation

(farads)

n » Junction grading constant

KD =\* Diffusion capacitance constant

» 1 / (VT\*2\*3.14\*F)

F \* Frequency parameter

.....

VCD = Voltage across capacitor CD, which is equal to the diode
junction voltage (volts)

The model of the diode model is illustrated for diode IN64 in both SCEPTRE and NAP2 circuit description language. (See Figures 3.3 and 3.4).

. . .

1.1.1

3-5

المتعورية المتعد يعتدوون بالمارين المراجي بر

MODEL 1N645 (PERM).(A-K) SUPPLIED BY DAVID M. HAR3TAD, SANDIA CORPORATION SANDIA BASE, ALBUQUERQUE, NEW MEXICO 37115 EBERS-MOLL DIODE MODEL UNITS-MILLIAMPS-VOLT5-K0HMS-PF-MICROHENRY-NANOSEC THE VALUES IN THE EQUATION FOR CT CORRESPOND TO THE PARAMETERS SHOWN 8ELOW : 1) CO : CONSTANT OF THE TRANSITION CAPACITANCE EQUATION : JUNCTION CONTACT POTENTIAL (VOLTS) 2) <p 3) VCD : VOLTAGE ACROSS CAPACITOR CD, WHICH IS EQUAL TO THS DIODE JUNCTION VOLTAGE (VOLTS) 4) N : JUNCTION GRADING CONSTANT : DIFFUSION CAPACITANCE CONSTANT (PFO/MA) 5) KD 6) JD : CURRENT GENERATOR REPRESENTING THE DIODE JUNCTION CURRENT. 7) IS : DIODE SATURATION CURRENT THE VALUES IN THE DIODE EQUATION CORRESPOND TO THE PARAMETERS BELOW : 1) IS : DIODE SATURATION CURRENT 2) © CONSTANT OP DIODE EQUATION ELEMENTS CT, 1-K = Ql ( 0.103E 02, 0.364E 00, VCT, 0.577E 00, 0.125E 06, JD, 0.206) R3, A-1 = 0.532E-03 RC, 1-K = 0.123E 09 JD, 1-K = DIODE EQUATION (0.251E-06, 0.261E 02) FUNCTIONS 01 (A, B, C, D, E, F, G) • ((A/ABS1B-C)\*\*D)+E\*{F+G))

. . . . . . .

Figure 3.3 SCEPTRE Diode Model for IN645

A second s

المراجعين المعدي المحمد


- ----

.


Figure 3.4 NAP2 Diode Model For IN645

B. Zener Diode Model

Typical V-I characteristics of a low voltage reference zener are shown in Figure 3.5. Note that the forward characteristic is similar to that of the regular p-n junction diode.



(a) Breakdown (Zener) diode



(b) Typical V-I characteristics

Figure 3.5 Zener Diode Characteristics

The reverse characteristic shows a breakdown voltage, Vz, which is independent of the diode current. A wide range of zener diodes are commercially available; values from 2 to 200 volts, with power ratings from a fraction of a watt to 100 watts, are common. It should be pointed out, however, that changes in temperature generally cause a change in the zener reference voltage. The typical temperature coefficient of the zener diode is specified by the manufacturer. For example, the temperature coefficient for zener diode IN752A varies from -1 to  $1.5 \text{ Mv/}^{\circ}\text{C}$ «

NAP2 does not have a built-in model for the zener diode. The zener diode is modelled by connecting an additional reverse current generator, Iz, parallel to the forward current generator, Id, in the diode model. IZ is defined with a table. The NAP2 zener diode model is shown in Figures 3.6 and 3




Figure 3.6. Zener Diode Model

```
*LIB2 Z1N752A +
CURGEN/EXP/ A -0.125E-10 B 0.125E-10 >
            D 0.32468E-01 L -2.0 U 0.8
ZENCUR/TAB2/ -3.0 -10.0 >
             -1.0 -6.0 >
             -0.8 -0.5 >
             -0.6 -0.05 >
             -0.5 -0.2E-02 >
             -0.48 -0.1E-08 >
              0.0 0.1E-08 >
              1.0 0.1E-05 >
              4.9 0.1E-05 >
              5.28 0.15-02 >
              5.34 .02 >
              5.41 .05
CDIF/ / B 0.31E-05 C -0.125E-10
CTRAN/ / B 0.333E-09 C 0.75 >
             D - 1.0 E - 0.5
RS 1 2 0.1E7
ID 2 1 1*CURGEN(VID)
IZ 1 2 1*ZENCUR(VIZ)
CT 2 1 1*CTRAN(VID)
CD 2 1 1*CDIF(VID)
RB 2 3 11
>
```

Figure 3.7 NAP2 Zener Model For IN752A

C. BIPOLAR JUNCTION TRANSISTOR MODEL

A bipolar junction transistor may be described in terms of two diodes coupled back-to-back. This is not unexpected since a transistor is manufactured by forming two p-n junctic back-to-back. The base region, which is common to both, prov the coupling. The model developed using the above concept is called the EBERS-MOLL model [ 5 ]. The built-in model of th bipolar junction transistor used in the NAP2 circuit analysis program is shown in Figure 3.8.

The transistor model in NAP2 is the large signal EBERS-1 model with non-linear capacitors which represent the charge storage effects of the junctions. The n-p-n model is shown b with its characteristic equations.




Figure 3.8 NAP2 Built-In Bipolar Junction Transistor Model (NPN)

$$VBE/VT$$

$$IBE = IS * (e - 1)$$

$$VBC/(NV*VT)$$

$$IBC = NI * IS * (e - 1)$$

$$QBE1 = C_{e_{j}} \int_{0}^{VBE} \frac{dv}{(1 - \frac{v}{\phi})^{\gamma}}$$

$$QBE2 = \alpha_{F} * \gamma_{F} * IBE$$

$$QBC1 = C_{c_{j}} * \int_{0}^{VBC} \frac{dv}{(1 - \frac{v}{\phi})^{\gamma}}$$

$$QBC2 = \alpha_{R} * \gamma_{R} * IBC$$

The parameters are defined in Table 3.1.

|   | SYMBOL     | 11                    | NAP 2 | 1<br>1<br>-¥         | DESCRIPTION.   | ∣<br>∔⊷≖                              | EFAULT<br>VALUE   | <br> <br> <br> <br> <br> |
|---|------------|-----------------------|-------|----------------------|--|---------------------------------------|-------------------|--------------------------|
| 1 | is         | 1<br>1<br>1           | IS    | •¥-<br>1<br>1        | Base-Emitter Saturation<br>current                                       | ₩<br> <br> <br>                       | 1E-13             |                          |
| C | VT         | 1<br>1<br>1           | VT    | ·×i.<br>!            | Constant in the base<br>emitter diode current<br>equation                |                                       | 0.025             | I                        |
| E | NI         | 1                     | NI    | -*-<br>1<br>1        | NI*IS is the base collector<br>saturation current                        | <b>7</b><br> <br> <br>                | 1                 | י =-י<br> <br> <br>      |
| Ľ | NV         | 1<br>1<br>1           | NV    | 1<br>1<br>1          | NV*VT is the constant in<br>the base-collector diode<br>current equation | • • • • • • • • • • • • • • • • • • • | 1                 |                          |
| 1 | %          | 1                     | TF    | 1                    | Forward transit time<br>(common base)                                    | 1<br> <br>                            | 0                 | 1<br> <br>               |
| 1 | ٨          | 1<br>1                | TR    | - <u>4</u><br>1<br>1 | Reverse Transit time<br>(Common Base)                                    | <br> <br>                             | 0                 | i<br> <br>               |
| L | Cej        | 1<br>1                | CE    | 1                    | Zero-bias base-emitter<br>caoacitance                                    | 1                                     | 0                 | <br> <br>                |
| 1 | Ссј        |                       | CC    | - <u>1</u><br>1      | Zero-bias base-col lector-<br>Capacitance                                | 1<br>_ <b>1</b>                       | . 0               | י<br>ו<br>1              |
| - |            | Į                     | PI    | 1                    | Junction ootential   | Ϊ                                     | 1                 | I                        |
| Ŀ | GA         | 1<br>1<br>1_          | GA    | 1<br>1<br>1          | Exponent in capacitance<br>equation                                      | 1<br>1<br>1                           | 0.5               | יר:<br>1<br>ו            |
| j | 0          | 1                     | GZ    | 1                    | Zero-bias output<br>conductance  | 1<br>                                 | 0                 | I                        |
|   | N G.       | _x«1<br>_1<br>        | NG    | I<br>1               | Proportionality factor for<br>output conductance                         | Ł                                     | 0<br>«»»»«.«»«.«« | ן<br>I<br> <br>1•».      |
|   | •          | - <b>**</b><br>I<br>1 | AF    | 1<br>1<br>1          | Forward Current Gain<br>(Common Ease)                                    | יבי<br>ו<br>ו                         | 0.99              | i                        |
|   | •          | 1                     |       | 1                    | . (  | ,<br>1<br>                            | 0.5               | 1                        |
|   | <u>ر</u> ج | •                     | GS    |                      | Maximum junction diode   | "f -m<br>1                            | m<br><b>1</b>     | ב<br>וב                  |

•

•

•

•

.

Table 3.1 NAP2 BJT Model Parameters

The built-in transistor model is referenced in NAP2 circuit description language as follows:

TXXX Cnode Bnode Enode LISTNAME [AF LIST NAME is a reference to a previously defined paramet list for the transistor :

LISTNAME / / AF value AR value IS value NI value > VT value NV value TF value TR value GE value > CC value FI value GA value GZ value NG value > GS value

'Value' can be constant or functional. The curr AF can be specified as a parameter in the transistor ref statement.

The NAP2 BJT model has some disadvantages. They ar (1) The diode current sources IBE and ICE are nononly in certain areas of the forward biased region. this area linearity is assumed. This model becomes inadequate when the circuit has failures.

(2) Some of the parameters like  $\phi$  are assumed to b for C-B and B-E junctions.

(3) Bulk resistances of transistors can only be re as external resistances to the model.

(4) Finally, the parameter list for the built-in m of BJT is not directly available in the transistor So, the user has to solve complicated equations usi data given in transistor manuals to match the param list of the built-in model.

Because of the above disadvantages and short comings of the built-in transistor model of NAP2, the SCEPTRE model is adopted for use in the NAP2 circuit analysis program. The SCEPTRE model library contains a large number of commonly used transistor models. The SCEPTRE model is shown in Figure 3.9.




Figure 3.9 SCEPTRE Bipolar Junction Transistor The equations which govern the SCEPTRE model are as follows:

$$CE = \frac{COE}{(\Phi_E - VCE)^{n_E}} + (TE/VTE) \cdot (IE + IES)$$

$$CC = \frac{COC}{(\Phi_E - VCC)^{n_E}} + (TS/VTC) \cdot (IC + ICS)$$

$$\cdot (e^{VCE/VTE} - i)$$

$$Ic \cdot XCS \cdot (e^{VCC/VTE} - i)$$

$$IN = \alpha_F \cdot IE$$

$$II = \alpha_F \cdot IE$$

$$II = \alpha_F \cdot IE$$

$$iC$$

$$\alpha_F = F1(IE)$$

$$\alpha_F = F2(IC)$$

base junction

- $7l_e$  = Emitter junction grading constant
- \*1 = Collector junction grading constant
- IN « cunent generator dependent on the emitter base junction current
- II = current generator dependent on the collector base junction current.
- IES » Emitter base saturation current measured in the active region
- ICS » collector base saturation current measured in the active region

VTE = constant of the emitter base junction equation VTC « constant of the collecor base junction equation TE » Time constant of the emitter diffusion capacitance

eauation

= (1/(2\*3\*14 \* FF))

TS = Time constant of the collector diffusion

capacitance equation

« ( 1 / ( 2 \* 3.14 \* PR. ) )

FF a The average fT normal

FR.a The average fT inverse

^p a Forward current gain

This parameter is entered as a function of IE

in the SCEPTRE model

R3 a Hase bulk resistance

RC a Collector bulk resistance

Rl a Emitter base junction leakage resistance

3–17

and and a second contract of the second s

TE = F3 (IE)

TS = F4 (IC)

DEFINITION OF PARAMETERS.

CE = The sum of the emitter transition and diffusion capacitances, where: { COE / (  $\phi_{\rm F}$  - VCE )  $^{\rm nE}$  } = emitter transition

capacitance

and

{TE/VTE} { IE+IES } = emitter diffusion capacitance

CC = The sum of the collector transition and diffusion capacitances, where

{ COC /  $(\phi_c - vcc)^n c$  } = collector transition

- { TS / VTC } · { IC+ICS } = collector diffusion
- COE = constant of the emitter transition capacitance equation
- COC = Constant of the collector transition capacitance equation
- $\phi_E$  = Emitter base junction contact potential  $\phi_C$  = Collector base junction contact potential IE = current generator representing the emitter base junction IC = current generator representing the collector

R2 = collector base junction leakage resistance

The description given above was for NPN transistor model. A PNP transistor is modelled by reversing the polarities of th current sources in the NPN model. Figures 3.10 and 3.11 depicit the SCEPTRE and NAP2 statements which model transistor 2N329A. MODEL 2N329A (PERM) (B-C-E) SUPPLIED BY CONVAIR DIVISION, GENERAL DYNAMICS, SAN DIEGO CALIF.92112 UNITS OHMS, VOLTS, AMPS, FARADS, HENRIRS, SECONDS ELEMENTS RQ, 1-E = 350.0RC, C−2 **=** 32.0 RE, E-3 = 2.5 $RCC_{f}2-1 = 5.0E 07$ REE, 3-1 = 5.0E 07CE,  $3-1 \gg \text{FROMMUL}$ (2P.OE-12,.SO,VC£,.47,39.,8.8E-08, JE,2.16E-14) CC, 2-1 = EQUATION1(95.E-12,.80,VCC,.50,29.,1.4E-05, JC,6.22E-11) JE, 3-1 = DIODE EQUATIOW (2.16E-14, 39.)JC, 2-1 » DIODE EQUATION (6.22E-11,29.) JI, 1-3 = 0.865\*JCJN, 1-2 = 0.972\*JEJP1, 1-3 = 0. JP2,1-2 • 0. FUNCTIONS EQUATION! (A, B, C, D, E, F, G, H) = (A/(B-C)\*\*D+E\*F\*(G+H))

Figure 3.10 SCEPTRE Model For Transistor 2N329A

\*LIB2 TR2N329A + : INTERNAL NODE 1 IS COLLECTOR : INTERNAL NODE 2 IS BASE : INTERNAL NODE 3 IS EMITTER EMTRAN/ / B 0.28000E-10 C 0.8 D -1 E -0.47000 :EMTRAN.B IS CONSTANT OF THE EMITTER TRANSITION > CAPACITANCE (COE) :EMTRAN.C IS EMITTER BASE JUNCTION CONTACTPOTENTIAL (FIE) :EMTRAN.D IS -1 :EMTRAN.E IS NEGATIVE OF EMITTER JUNCTION GRADING > CONSTANT (-NE) EMTCUR/EXP/ A -0.216E-13 B 0.216E-13 D 0.25641E-01 > L -8.0 U 0.7 :EMTCUR.B IS EMITTER BASE SATURATION CURRENT MEASURED IN > THE ACTIVE REGION :EMTCUR.D IS THE INVERSE OF CONSTANT OF EMITTER > BASE JUNCTION EQUATION (VTE) EMTDIF/ / A 0.21600E-13 COLDIF/ / A 0.62200E-10 COLLCUR/EXP/ A -0.622E-10 B 0.622E-10 > D 0.34482E-01 L -8.0 U 0.7 :COLLCUR.A IS NEGATIVE OF COLLECTOR BASE SATURATION > CURRENT MEASURED IN THE ACTIVE REGION :COLLCUR.B IS THE COLLECTOR BASE SATURATION CURRENT > MEASURED IN THE ACTIVE REGION :COLLCUR.D IS THE INVERSE OF CONSTANT OF COLLECTOR > BASE JUNCTION EQUATION (VTC) CLTRAN/ / B 0.96000E-10 C 0.80000E+00 D -1 E -0.50000E+00 :CLTRAN.B IS CONSTANT OF THE COLLECTOR > TRANSITION CAPACITANCE EQUATION (COC) :CLTPAN.C IS COLLECTOR BASE JUNCTION CONTACT > POTENTIAL (FIC) :CLTRAN.D IS -1 :CLTRAN.E IS NEGATIVE OF COLLECTOR JUNCTION > GRADING CONSTANT (-NC) RB 2 4 350.00000 :BASE BULK RESISTANCE R1 4 3 0.50000E+08 :EMITTER BASE JUNCTION ≫ LEAKAGE RESISTANCE IE 3 4 1\*EMTCUR(VIE) CET 4 3 1\*EMTRAN(VIE) PTEMP6=0.88E-07 PTEMP1= 0.39E+02\*PTEMP6 PTEMP2 = 1\* EMTDIF(IIE)CED 4 3 1\*PTEMP1\*PTEMP2 IN 4 5 0.97200E+00 IIE R2 4 5 0.50000E+03 :COLLECTOR BASE JUNCTION  $\gg$ LEAKAGE RESUBBANCE

IC 5 4 1\*COLLCUR(VIC) CCT 4 5 1\*CLTRAN(VIC) PTEMP7=0.14E-04 PTEMP3 = 0.29001E+02\*PTEMP7 PTEMP4 = 1\*COLDIF(IIC) CCD 4 5 1\*PTEMP3\*PTEMP4 II 4 3 0.86600E+00 IIC RC 5 1 0.32000E+02 :COLLECTOR BULK RESISTANCE

Figure 3.11 NAP2 Model For Transistor 2N329A

## 3.2 NOMINAL COMPONENT AND FAILURE MODELLING

The analysis of a circuit when all of its components have nearly the nominal value yields the nominal response. Typically circuit components have 1%, 5% or 10% tolerance specified on their nominal values. The actual value of a 1 kohm resistor in a circuit having 5% tolerance resistors may be any resistance between 950 and 1050 ohms. In the circuit analysis all componen tolerances are taken into consideration in the computation of the approximate worst case response. The sign of the sensitivit of the desired response with respect to the nominal component value (or parameter) indicates if the minimum or maximum value of the component value should be used to compute the worst case response. To compute the minimum worst case response, minimum component value is used when the sign of the sensitivity is positive. However if the sign is negative, maximum component value is used. To compute the maximum worst case response, maximum value is used when the sign of the sensitivity is positi If the sign is negative, minimum component value is used. With these values two additional simulations are performed to get an estimate  $\circ f$  the minimum and maximum worst case response.

If a tolerance is not specified, circuit simulation uses the same value when computing the nominal, minimum and maximum worst case responses. This is a very unlikely physical situatio NOPAL Resistance Measurement Function Used in a Conjunction <CNX\_H1, CNX\_LO > = OHMMETER(RES,MIN,MAX,VREF)

where

| 'OHMMETER.CNX01' | ← high test point (            | CNX_H1 |
|------------------|--------------------------------|--------|
| 'OHMETER.CNX02'  | + low test point (             | CNX_LO |
| 'OHMMETER.PRM01' | ← measured resistant           | ce RES |
| 'OHMMETER.PRMO2' | ← minimum resistance           | e MIN  |
| 'OHMMETER.PRM03' | ← maximum resistance           | e MAX  |
| 'OHMMETER.PRM04' | <pre>+ reference voltage</pre> | VREF   |

Figure 3.15 NOPAL Ohmmeter as ATLAS Procedures

Table 3.2 illustrates the typical tolerances used in NOPAL:

| <u>Component Type</u> | <u>Tolerance Value(+,-</u> ) | <u>Tolerance on Paramet</u> |
|-----------------------|------------------------------|-----------------------------|
| Resistor              | 10%                          | Resistance                  |
| Capacitor             | 10%                          | Capacitance                 |
| Inductor              | 10%                          | Inductance                  |
| Diode (and Zeners)    | 5%                           | Reverse Saturation          |
| Transistor (BJT)      | 0.5%                         | Forward and Revers          |
|                       |                              | Alpha When Œt 0.995         |

Table 3.2 Component Tolerances

A 10% tolerance indicated in the table represents-10% and +10% of the nominal value. If so required different negative and positive tolerances can be specified. When the circuit schematics don't specify otherwise, the tolerance shown above are used. The tolerances on transistor reverse and forward alphas should be carefully specified to ensure that the maximum value of alpha is less than one. Even though it is theoreticall possible to have negative resistances in circuit designs, -200% tolerance on a 20 ohm resistance (implies -20 ohm) is obviously an errorneous specification.

In the NOPAL system most single component failures are modelled by topological changes in the circuit description. *Eve* though in this study only single catastrophic failures (open and short) are investigated, any other failure (i.e. multiple) can 1 modelled using any combination of single failures and out-of-

3-23

tolerance parameters.

Single catastrophic failures which are automatically general by the NOPAL system (whenever applicable to a component in the circuit) are tabulated and pictorially explained in Figure 3.12 All resistor, potentiometer, capacitor diode and zener diode failures are modelled with a resistance replacing the component. Transistor failures are essentially the same as the others with an additional low valued resistor shorting the junction which is open. This model of junction-open failure prevents numerical analysis and modelling problems associated with the Ebers-Moll model of bipolar-junction transistor.

3.3 Stimulus and Measurement Device Modelling

Each range of the stimulus and measurement devices of an ATE result different loading conditions to a unit under test. These loading effects and signals must be effectively modelled and simulated accurately. Especially the behavior of the nonlinear circuit components is critically dependent on the stimulu and measurement devices. In the following subsections, resistar impedance, voltage and current measurement models and power supply models are described.

A. Resistance Measurement

EQUATE performs resistance measurements by setting up a dc-standard reference voltage, a standard resistance in series with the unknown resistance connected through the PIU/DIU test

| Component   | Failure Function        | Pictorial       | Nominal | <u>Minimum</u><br>(in ohms) |
|-------------|-------------------------|-----------------|---------|-----------------------------|
| Resistor    | Open                    |                 | 10 Meg  | l Meg                       |
|             | Short                   |                 | 1       | 0.1                         |
| Capacitor   | Open                    |                 | 10 Meg  | l Meg                       |
|             | Short                   |                 | 1       | 0.1                         |
| Diode/Zener | Open -                  |                 | 10 Meg  | l Meg                       |
|             | Short                   |                 | 1       | 0.1                         |
| Transistor  | Collector<br>Open       | Rahart & 2 apen | R short | : same as re                |
|             | Base Open               | Ropen J         | R open: | same as re                  |
|             | Emitter Open            | Entre Rapen     |         |                             |
|             | Base-Collector<br>Short |                 |         |                             |
|             | Base-Emitter<br>Short   |                 |         |                             |
|             | Emitter-Collec<br>Short | stor Kalare     |         |                             |

Figure 3.12 Single Catastrophic Failure Models in NOPAL

points. A voltmeter measures the voltage drop across the unknown resistance. This measured voltage is used with the other user provided data to compute the unknown resistance in software (Figure 3.13).

The ohmmeter setup described above is also modelled for NAP2 to make resistance measurements. In the NAP2 circuit analysis program it is more convenient to work with branch currents; hence in the circuit simulation the current through the reference voltage is requested and a slightly different equation is used to compute R (Figure 3.14).

х

The ATLAS resistance measurement procedure used by the NOPAL system is shown in Figure 3.15. In this procedure the range is selected according to the minimum expected resistance However if the measurement is higher than the upper limit of the selected range (overrange) and maximum expected resistance is greater than the measured value, then the measurement is repeated in the next higher range. To eliminate the effects charging and discharging time of capacitors dc standard is applied and measurements are repeated until the relative error in two successive measurements is less than or equal to 0.1%. However this accuracy is not enfored when the measurement is greater than 10Mohm. This is the highest resistance that can measured by the equipment.

## B. Impedance Measurement

The impedance measurement operation in the EQUATE is sin to resistance measurement. Figure 3.16 depicts the setup used in impedance measurements. The impedance is computed fi

- - -

ATLAS Statement To Measure Resistance:

MEASURE (RES  $!RX^{f}$  OHM), IMPEDANCE, RES MAX 'RES MAX 'RMAX<sup>f</sup> OHM


REF-VOLTAGE 'VREF<sup>1</sup> V, DELAY <sup>f</sup>D<sup>f</sup> SEC,

CNX HI <sup>f</sup>A<sup>f</sup> LO 'IS<sup>1</sup> \$

Where the control limitations are:

| FIELD       | <u>RANGE;</u> |    |       |     |
|-------------|---------------|----|-------|-----|
| RES MAX     | 0             | to | 10 Mc | ohm |
| REF-VOLTAGE | -10           | to | +100  | SEC |

Circuit Equivalent Equipment Setup:



Series resistance of  $R_{\rm s}$  is programmed by the system depending on the RES MAX field as follows:

|       |      | RES_MAX |                                    |  |  |  |
|-------|------|---------|------------------------------------|--|--|--|
| 0.9   | Kohm | `0      | <pre>&lt; Rmax &lt; 4 Kohm</pre>   |  |  |  |
| 9.0   | Kohm | 4       | <pre>&lt; Rmax &lt; 40 Kohm</pre>  |  |  |  |
| 90.0  | Kohm | 40      | Kohm ^ R <sub>max</sub> < 400 Kohm |  |  |  |
| 900.0 | Kohm | 400     | Kohm < R<br>max                    |  |  |  |

The voltage drop across R is measured by the voltmeter  ${}^{\rm f} {\rm D}^{\rm f}$  ,

seconds after the dc-standard voltage source is applied. The foil equation is used to compute the unknown resistance:

Figure 3,13 EQUATE Resistance Measurement




Figure 3.14 NOPAL Model of the EQUATE Ohmmeter for NAP2

```
LFINE PROCEDURE, TOHONETERTE
 SECLAPE SECTORE, TORENETER . FRECT,
       TOHKMETER.PRMUZI,TOHMWETER.PRMUZI,TUHKMETER.PRMU4I,
       TOHMMETER.FEST, TOHMMETER.FAXT, TOHMMETER.LLT, TOHMMETER.ULT,
TOHMMETER.LASTT, TOHMMETER.COUNTT, TOHMMETER.LRIT, TOHMMETEP.URIT
 TOHMMETER.CNX011, TOHMMETER.CNX0215
DICLARE DECIMAL, LIST, TOHMMETER.RNGT(5) 1
TUHRMETER.PNGT(1) = C I
10HamETER.BALT(2) = 3879 2
                               - "LH&METER, RNG"(3) = 34999 8
 "UPEMETER. ENG" (4) = 399999 5 "CHEMETER. ENG" (5) = 186 8
 TORMMETER . LAST = -1 1
 TURNMETER.COURTS = C 1
 COMPARE "CHMMETER.PRM 32", LT 4000 3 GOTO STEP 11 IF NOGO E
        TCHMMETER.LB17 = 2 & GCTC STEP 14 8
 COMPARE TOHOMFTER.PRACET, LT 40000 5 GOTO STEP 12 DE NOGO &
        TCHEMETER.LAIT = 3 S GUTU STEP 14 5
 COMPARE TOHMMETER. PRMO27, LT 4GELOG & GOTO STEP 13 IF NOGO S
        TOHMWETER.LPIT = 4 7 GOTE STEP 14 1
       TCHNNETFR.Lair = 5 8
 COMPARE TORMMETER.PRHOST, LT 4000 S COTO STEP 15 IF NOGO S
 TCHMMETER.UPIT = 1 5 GOTE STEP 18 3
Compare Toemmeter.Pred31, LT 40000 3 Goto Step 16 if nogo 3
       TOHMETER WRIT = 3 5 GUTU STEP to 1
 COMPARE TORMWITTER PRACIT, LT 400000 S GUTO STEP 17 IF NOGO S
        TOHMMETER.URIT = 4 & GOTE STEP 18 %
        TORMMETER.URIT = 5 3
  TOHYMETER.MAXT = TOHMMETER.PNGT(TOHMMETER.LEIT) S
  CUMPARE TOHRMETER. CNMO11 + TOHMMETER. CNX321, LE 200 1
     GOTO STEP 14 IF 60 5
     UISPLAY "PROBE HI ", TOHRMETER.CNYO1", "STY LO ", TCHMMETER.CNX(
  MONITOP (RES TORMMETER.PRHC11 OHM),IMPEDANCE,
         REF-VOLTAGE "CHMNETER.PRMU4" MV, RES MAX "OHMMETER.MAK" OHM,
         CHX PROBE 1
  TOREMETER.CUBAT = 1 3
  GUTO STEP 21 4
  INITIATE (RES TOHMMETER.PRMC11 CHP), IMPEDANCE,
        PEF-VULTAGE TOHMMETER.PRML47 MV, RES MAX TOHMMETER.MAXT OHM,
         CHX HI TOH METER. CNXC11 LC TOH METER. CNXC213
 READ (RES "CHIMETER.FRMO1" CHM), IMPEDANCE 4
 "OFMMETER.COUNT" = "OFMMETER.COUNT" + 1 S
 COMPARE TOHISMETER. PRMC17, GT 10265 GOTO STEP 21 IF GO S
 COMPARE ABS((TUHMMETER.PXMC11-TOHMMETER.LAST1)/TOHMMETER.PRMC11), LE
TORMMETER.LAST'="ORMMETER.PRMG1'3 GOTO STEP 20 IF NOGOS
 RECORD TAFF-COMP.TEST ","TEST ": ","OHAMETER.FRMG1 //1E3,
   ("UHMMETER. "AX"+1)/123, "Base KOHM, ", "OH MMETER.COUNT", " ta TIMES,
   "CNX(", "OHMMETER.CNX01", "= ~, ", "OHMMETER.CNX02", "...)"s
 COMPARE TOHMMETER.PROCIT,
         UL "OH"METER.ENG" ("OHMMETER.LRI") 1 GOTO STEP 22 IF GO S
 TOHMMETER.LRIT = TOHMMETER.LPIT +1 3
 COMPARE "CHMNETER.LRI", GT "CHMMETER.URI" + 0.5 $ GOTO STEP 18 IF NO
 REMOVE DC-STD 5
 END TOHMNETERTS
                    ***********
```

Figure 3.15 (continued) NOPAL Ohmmeter as ATLAS Procedure

the measured voltage across the unknown load. A reference voltage from the ac-standard is applied through a scaling resistent to the unknown. The frequency and voltage setting of the ac standard are programmable.  $R_g$  is a series resistance whose value is determined by the system depending on the maximum expected impedance.  $R_m$  and  $C_m$  are the parallel RC network which represent the sampler impedance.  $Z_x$  is the unknown impedance to be measure  $Z_x$  is computed from the  $Z_{total}$  after compensating for  $Z_m$ .  $Z_{total}$ is computed from the voltage measurement taken across  $Z_x$ . It has been determined that the programming data given for the impedance measurement are not attainable identically on EQUATES V and VII. The compensation used ( $R_m = 1$ Mohm and  $C_m = 900$ pF) is not adequate. EQUATE V fails to make impedance measurements abov 8KHz. However EQUATE VII can measure up to 12KHZ.

The model of the impedance measurement function as used by the NOPAL system in NAP2 language is shown in Figure 3.17.

The ATLAS impedance measurement procedure used by the NOPAL system is shown in Figure 3.18. In this procedure the range is selected according to the minimum expected impedance. However if the measurement is higher than the upper limit of the selected range (overrange) and maximum expected resistance is greater than the measured value, then the measurement is repeated in the next higher range. To eliminate the effects of settling times and ac-standard setup time at each different frequency, the measurements are repeated until the relative error in two successive measurements is less than or equal to 0.1%. This accuracy is not enforced if the measurement is greater than 10 Mohm.

ATLAS Statement to Measure Impedance:


MEASURE(IMP 'ZX<sup>1</sup>(1)OHM), IMPEDANCE, IMPMAX <sup>!</sup>ZMAX<sup>f</sup>OHM,

FREQ ' $ZF^1$  HZ, REF-VOLTAGE ' $ZEIN^1$ ,

DELAY 'D<sup>1</sup> SEC, CNX HI 'A<sup>1</sup> LO 'B<sup>f</sup> \$

| FIELD       | USER MANUAL<br><u>RANGE</u> | PROGRAM<br><u>RANGE</u> |
|-------------|-----------------------------|-------------------------|
| IMP MAX     | 0-10 Kohm                   | 0-10 Mohm               |
| FREQ        | 10HZ-7KHZ                   | 10HZ-12.5KH!            |
| REF-VOLTAGE | 0-7 Vrms                    | 0-7 Vrms                |
| DELAY       | 1 msec-100 sec              | lmsec-100se<            |


Circuit Equivalent Equipment Setup:




Rs is programmed by the system depending on IMP MAX field as follows:

| R     | S    | Im <u>p MAX</u> |                                 |
|-------|------|-----------------|---------------------------------|
| 0.9   | Kohm | 0 🖌 Z ma        | £3.6 Kohm                       |
| 9.0   | Kohm | 3.6 Koh         | nm < 36 Kohm                    |
| 90.0  | Kohm | 36 Kohr         | n < Z <sub>mos</sub> < 360 Kohm |
| 900.0 | Kohm | 360 Kohn        | n < Z<br>max                    |

The sample makes eight measurements for period of the reference frequency. The Fourier transform is taken to get th real and imaginary parts of the fundamental component. The following equation is used to compute the complex impendance.





magnitude of  $\mathbf{Z}_{\mathbf{x}} = (\mathbf{v}_{ref} - \mathbf{R}_{s} * \mathbf{i} * \cos_{9})_{+,(} \mathbf{R}_{s} * \mathbf{i} * \sin_{0} \theta)_{+}^{2} (\mathbf{R}_{s} * \mathbf{i} *$ 

Figure 3.17 NOPAL Model of EQUATE Impedance Meter for NAP2

NOPAL Impedance Measurement Function Used in a Conjunction <CNX H1, CNX LO> =ZMETER(IMP, MAX, VREF, FREQ)

| 'ZMETER_CNX01' | = | high test point    | CNX_H1 |
|----------------|---|--------------------|--------|
| ZMETER.CNX02   | = | low test point     | CNX_LO |
| 'ZMETER.PRMOl' | = | measured impedance | IMP    |
| 'ZMETER.PRM02' | = | minimum impedance  | MIN    |
| 'ZMETER.PRMO3' | = | maximum impedance  | MAX    |
| 'ZMETER.PRM04' | Ħ | reference voltage  | VREF   |
| 'ZMETER.PRM05' | = | frequency          | FREQ   |

Figure 3.18 NOPAL Impedance Meter as ATLAS Procedure

يلامه المعاصر والمتحدين والمعام

```
DEFINE FROCEDURE, "ZMETER"L
Declare decimal. "Zmeter.praci",
          'LNETER.PRMUZT, TIVETER.PRACUT, TIVETER.PRACUT, TIMETER.PRADIT,
         "INETER .FES", "INETER.MAX", "IMETER.LL", "IMETER.UL",
"IMETER.LAST", "IMETER.COUNT", "IMETER.LAI", "IMETER.URI",
         "ZMETER.CNXC1", "7METER.CNXC2"s
    GFCLARE DECIMAL, LIST, TIMETER ARGT(3)T,TIMETER RNGT(5) A
   12HETER.FNG1(1) = 0 1
   "1METER.FNG"(2) = 3401
                                "IMETER.RNG"(3) = ILECE S
                            ä
   "IPETER.RNG"(4) = 360000 2 - "IPETER.PN6"(5) = " 166 5
   TIYETER.LAST" = -1 S
ЗČ
   TIPETER.COUNTS = 6 5
    COMPARE "INELEK.FFMC2", LE BOUL & GOTO STEF BI IF NOUD S
          "INETER-LET" = I & GOTO STEP 34 S
    COMPARE "ZMETTR.PRMOL", LE BECLO S GOTO STEP 32 IF NOGO 1
"ZMETER.LRI" # I S GOTO STEP 34 S
21
    COMPAPE "THET FR. PENCE", LE BECLOU & GOTO STEP JE IF NUGO &
32
          "ZMETER.LFI" = 4 S GOTO STEP 34 S
33
          "ZMETER LEIT # 5 3
34
             "IMETSR.PRHCI", LE BECL & GOTO STEP IS IF NOGO S
    CONFARE
          "INSTEA .UAI" = 2 S GOTO STEP 36 S
    COMPASE TIMETTROPERCIT, LE JECUDIE - GOTO STEP 36 IF NOGO 5
35
          "ZMETER URI" = 3 & GOTO STEP 38 S.
    COMPARE "INETER.PRMCI", LE JECLOU & GOTO STEP IT IF NOGO S
3e
          ZMETER WALF = 4 S GOTO STEP 38 S
37
          TZPETER URIT = 5 1
33 TZMETER.MAXT = TZMETER.WNGT(TZMETER.LRIT) I
   COMPARE "IMETER.CNXCT" + "IMETER.CNXC2", LE ZUE S
      GOTO STEP 37 18 GG 1
      RECORD "PROCE HI ", "ZMETER.LNXCI", "">> LO ", "ZMETER.CNXCZ","""
  FUNITOR (IMP TIMETER.ARG(1) CHA-BEG-HZ),IMPEDANCE, FREC (ZMETER.PR)
         REF-VOLTIGE "ZMETER .PRYG4" MV, RES MAX "ZMETER.MAX" CHM.
         CNN HI "THETER. CMX01" LC "ZHETER. CNXC2"S
   "IVETER.COUNT" = T $
   GOTO STEP 41 1
    INTITATE (IMP "ZWETER.ARG"(1) CHR-DEG-HZ),IMPFDANCE, FREG "IMETER.P
35
          REF-VOLTAGE "ZHETER.PRHEL" MY, RES MAX "ZMETER.MAY" OHM.
          CNX HE "IMETER CHAIT" LC "IMETER CHANDE":
    ATAD (IMP "ZMETER.ARE"(1) UPP-DEG-HZ), IMPEDANCES
4.
   "LMETER.PRMC1" = "ZMETER.ARG"(1) S
   "L"ETER.COUNT" = "ZMETER.COUNT" + 1 S
    COMPARE "ZMETTR.PRNO1", GT 1GELS GUTG STEP 41 IF GC &
    COMPARE AES(("LMETER . PAHOI"-"ZEETER . LAST") /"ZMETER . PAMOI"), LE 12-38
   "LYETER.LAST"="ZKETER.PR431"3" LOTO STEP 41 IF NOGOS
41
    "******** KUN", ", "ZMETER , ARG"(2), "+** CEG. ",
      "ZMETER .ARG"(3), "Save HZ, ", "ZMETER .PRAJA", "TTAT MV, ",
      (TIMETER.MAXT)/183, "==== KCHM. ","IMETER.COUNT"." :: TIMES. ".
      "CNX(", "2METER. CVXLT", "=-, ", "2METER. CNX02", "==)""
    CONPARE
             THETER.PRMG1",
           UL "ZASTER .R.G" ("LMETER .LAI") " GOTO STEP 42 IF GO S
   TZMETER.LAIT = TZMETER.LAIT +1 5
    COMPARE "IMETER.LEI", GT "LMETER.URI" + 3.5 3 GOTO STEP 3? IF NOGO S
42
    REMOVE AC-STD $
    END 'ZMETER' S
```

Figure 3.18 (continued)

NOPAL Impedance Measurement as ATLAS Procedure

## VOLTMETER, AMPMETER AND POWER SUPPLIES

The Stimulus functions which apply the power supplies and the asurement functions which take voltage and current measurements e simpler than the resistance and impedance measurements. In is particular application the internal resistance and loading effe

the stimulus and measurement devices could be ignored. This mplifies the task significantly because the circuit analysis proam can provide the voltage and current measurements directly. The fferent power supply requirements can be handled by writing a fferent function for each power supply available on the EQUATE. gure 3.19 shows the most common power supply and measurement nctions used in the test specifications. DEFINE PROCESURE, YOU THETER THE DECLARE DECIMAL, "VOLTMETER.PHMC1", "VOLTMETER.PES". ' v O L T M E I E h • C N X C I ' " / v O I <sup>™</sup> r - ♂ Ť : K • C \*< X ; ? u. "?• ^→ĂSURE (VOITnbL<sup>™</sup> 'VGLTMETc<sup>™</sup>=?•SfcS<sup>™</sup> v), DC - SIL^ALIDELAY 'j. 1 SEC 🐁 C»V< HI 'VOLT'.'cT'cH.C^Xu1' LG VOLT^j£T£R.C^XC2 X <sup>M</sup>EA5U"h<sup>™</sup>t (VOLTAGE 'VOLTrSTc´P.F*h*~.u'1 "V), ?C DI-SIV.J.AL.O£LAY J»1 StC. CNX HI "VOLTFETwi⊊ ⊭ cN:XG1' LO ^ V C i r ^ E T ċ K . CNX J <`:^ i CUMPARE ("VOLT'ETER.PRNC1"-"VOLTMETER.REST/"VOLTMETER.PRMC1", L£ C.\_"u[^ GÓTO STÍP 7C IF NOGO^ RECORD TAFF-COMP.TEST, "TEST OF: MEASURED ". TVOLTMETER . PRMU1", ••i.T^.-=' V, Cr\*X HI % 'VOLT:'ASTALCNX01','H LO' <sup>>4</sup> t'VOLTI'S T-R∋C\'X02\*,<sup>11</sup>:A .' A END **VOLTMETER '** D£F:\ti PROCEïuU^E, "ESUPHLr^ ♪ DELLA "£ L) EL IF. AL, "'^L(PDLY .^S^G1 ', 'E^UFFPLY • PRF'D?', ^E SUPPLY • PES". "I SUPPLY. CuVu\*", 'LSUPPLY • CNXCi "^ REMOVE DC2Ai APPLY OC-SIGUFIL DCZA.VOLTAbE \*&SuPrLt•PRrtC1' V+ CNX HI 'EtUPTLY. Cr\*X.; i <sup>#</sup> L^ \*iSuPFLY.C-'AJZ \* % RECORD 'A fF - C C f'^. T£ S T % " T E S T - → : A F P L I c D D C ? A ', "c¯SUPPLY.P-.V¯Ji¯'<sub>f</sub>"-•. ~ •*"* <sup>\*</sup> ∧*Jj* C<>A' HI <sup>M</sup>. 'SSUPPLY. C1:XC1 ',"•: LC ", ' t S U P P L Y . C ' A C Z ' , \* <sup>1</sup> ^ . " i MEASURE (CURRENT \* iSUPFLY.KE3 \* A) f OC-SIGUAUTDEL'Y 0.1 £EC,CNX OCCA 1 hEASLR'30 " $_{f}$  \* c S<sup>T</sup>u P 1- LY • n<sup>\*</sup> S  $_{v}$ ^eCORD " - " ' + - \* - - - - 4MPS T END 'ČSUPPLY' 1

Figure 3«19

NOPAL Stimulus and Measurement Functions as ATLAS Procedures

## 3.4 ATE-UUT INTERCONNECTING DEVICE

A2100 and A5100 circuit cards are connected to the E through a custom made interconnecting device (ICD) manufa by RCA. This ICD has only a few passive elements and prov the proper sockets and edge connections to route the ATE a signals to the appropriate pins. The circuit components f the ICD are the leak resistors which discharge the capacit the attached UUT after the stimulus has been removed. The extra resistors are treated as a part of the UUT in circuit simulation. The ICD is intended for use with only one circuit card at a time.

Figure 3.20 is the interface schematic when A2100 car is being tested. The ICD box is attached to the EQUATE th cable CA1. Similarly Figure 3.21 is the interface schemat when A5100 card is inserted. In addition to cable CA1, ca is attached to provide the lines to the three different po supplies which are used in testing A5100.

In addition to the resistors, the ICD box contains a capacitors. However these capacitors are not involved in tests of A2100 and A5100. The ICD has several other slots inserting other cards from the AN/VRCl2 radio. Figure 3.2 illustrates the hookup of the ICD to the EQUATE.

| . ATE   |                     |                   |           |                   | - INTERFACE SCHI  | EMA             | ATICS                | 5                 |                       |          | IJUT     |          | UUT*         |
|---|---------------------|-------------------|-----------|-------------------|---|-----------------|----------------------|-------------------|-----------------------|----------|----------|----------|--------------|
| FUNCTION  | TP                  | J                 | PIN       | Р                 | CABLE CA1   | Р               | PIN                  | J                 | <u>7≪47-Aİxrc/re.</u> |          | PIN      | ŀ        | FUNCTION     |
| DT/J  |                     |                   |           |                   |   |                 | <u> </u>             |                   |                       |          |          | ļ        | 4            |
| rp•   | 52                  | %                 | H/        | i                 |   | 2               | 田3                   | 1                 |                       |          | 1        | <u> </u> | f?l/of-C</td |
| <u><i>TF</i></u> •  | 51                  | $\gamma_{\ell_2}$ | M3        | 1                 | ,,,,,,,   | 2               | My                   | 1                 |                       |          | 2        |          | C2101 (+)    |
| <u>TP</u> '   |                     | <u>Ik</u>         | K2,       | 1.                | nen ander en  | <u>J2</u>       | M2.                  | <u> </u> ±        |                       | L        | 0        |          | R2101        |
|   |                     | 0/                |           | 1                 | a ann an Anna a | <u></u>         | <u>N3</u>            | Ė.                |                       |          | <i>J</i> |          | 25 VOC IN    |
| DC2A HI.  |                     | ik                | M         | <u>'I</u>         |   | 2               | <u>P3</u>            | I                 |                       | L        | <b></b>  | <b> </b> |              |
|   | / i                 | *)⁄               | N5        | 4                 | an an ann an Anna an An | ^<br>           | N5                   | V                 | J                     |          | 2        |          | 12/01 - E    |
| OCM GV  | *                   | $\frac{\%}{2}$    | <b>W</b>  | 2                 | ************  |                 | P5                   | <i>l</i> .        | -0                    |          | <u> </u> |          |              |
|   | 63                  | 36                | N7        | <u>i</u>          | ······································  | 2               | <u>M7</u>            | <u> 1.</u>        |                       | ┣        | 6        | <b> </b> | 16 VDC OUT   |
| <u>nr.\$3 Mf</u>  |                     | JA                | <u>P7</u> | <u>!</u>          | ، ۲۰۰۰ «۲۰۰۰» «۲۰۰۰» و مید ۲۰۰۰» این مید این مید این                        | X               | <u>P7</u>            |                   |                       | <u> </u> |          | ┠        |              |
| WG HI   |                     | [ <u>'</u>        | <u>aı</u> | $\frac{J}{\cdot}$ |   | X               | <u>67</u>            | <u> </u>          | S5^                   | ┣        | ·        |          |              |
| $TP \bullet$  | 12                  | .if               | <u>C6</u> | 1                 |   | 1               | <u>alp</u>           | <u>+</u> -        |                       |          | <b></b>  |          | 1 : 01       |
| <u>TP '</u>   | <u>tiS'</u>         | 0',               | <u>pi</u> | 1                 | ,   | $\frac{X}{V}$   | <u>D.C</u>           | $\frac{l}{\cdot}$ |                       | ┝        | 7        | ╞──      | kzi.01       |
| <u>DC2&amp; HT-</u>   |                     |                   | 61        | .1                | ······································  | X               | {                    |                   |                       | <u>}</u> |          |          |              |
| <u> </u>  | <u>Si</u>           | 26                | <u>5M</u> | <b>.</b>          |   | . <u>Z.</u>     | <u>5m</u>            | <br>              |                       | ┡        | 8        |          |              |
|   | <b>T</b> 7 <b>T</b> |                   |           |                   |   |                 |                      |                   | **k_I.BK              | ┝──      | 7        |          | 0-2011-10    |
| TP<br>PC2J U  | VI                  | <i>₩</i> 2        | L1<br>P4  | 7                 |   | 1/7             |                      | <u>l.</u><br>:    |                       | ┝        | 1-7-     |          | GROUND       |
| and the second se | r<br>t              | ガ                 | _         | 1<br>1            |   | <u> </u>        | <u>84</u><br>Ph      |                   | {                     | ┣        | ·        |          |              |
| <u>N 3A 10</u><br>fj.1 '* 0 ' 7   |                     |                   | Pl.       | -                 |   | 2               | $\frac{PD}{\Lambda}$ | 1                 | <b>1</b>              | <u> </u> |          |          |              |
| ·   |                     |                   | 32        | $\frac{i}{i}$     |   | . <u> </u><br>7 | (A<br>GB             | 11                |                       |          | <b>}</b> |          |              |
| W&/•(>_<br>DC3B10   | ·                   | !()<br>97         | 68        | <u> </u>          |   | <u>L</u>        | ( <u>* 17</u>        | 1                 | <b>-</b>              | <b> </b> | ┣──      | —        |              |

• •

|           | •          |                        |            |                    |         |             |          |       |         |                   |            |               |          |   |              |      | -             |
|-----------|------------|------------------------|------------|--------------------|---------|-------------|----------|-------|---------|-------------------|------------|---------------|----------|---|--------------|------|---------------|
| ATE       |            |                        |            |                    |         |             |          | I     | NTERF   | CE SCHEMA         | TIC        | :5            |          |   | نتقناه       |      | UUT           |
| FUNCTION  | TP         | J                      | PIN        | P                  | CA1 + C | A2]J        | PI       | NP    | PIU     | ADAPTER           | P          | PIN           | 3        |   | <u>J</u>     | PIN  | FUNCTION      |
| AC-STD HI |            | 32                     | A          | ·                  | CA2     |             |          | 2     | .]      |                   |            |               |          |   |              |      |               |
| AC-STD LO |            | 32                     | B          |                    | - Juna  |             |          | R     | ]       |                   |            |               |          | • |              |      |               |
|           | 22         | 26                     | 6C         | 1                  |         | 2           | 60       | 1     | ]       |                   |            | 1             |          |   | 1            | 1    | MON. AMP. IN  |
| WG HI     |            | 4                      | 76         | 4                  | 1-1-1   |             | 76       |       | 1       | H                 |            |               |          |   | 1            |      |               |
| WG LO     |            |                        | 84         |                    | i jcA1  |             | 80       | TT    | ]t-j    |                   |            |               |          |   |              |      |               |
| GND       |            |                        | 8E         |                    |         | Τ           | 8        |       | 7       |                   | Γ          |               |          |   | Π            |      |               |
|           | 33         |                        | 1K         |                    |         | 11          | 11       | TŤ    | 33      | ╞╋╤               | Γ          | 11            |          |   | Π            | 11   | AUDIO AMP. IN |
| CZA LO    |            |                        | 4P         |                    |         |             | 41       | JT.   | <b></b> | K   R10<br>3 2560 | Γ          | Ι             |          |   | Π            |      |               |
| DC2B 10   |            |                        | 26         |                    |         |             | 26       |       | 1       | \$ \$ 100         | Γ          |               |          |   | Π            |      |               |
| DC3A LO   |            |                        | 6P         |                    |         | [†          | 61       | 5     | ╢┿┢     |                   | Γ          | SNE           |          |   | Π            | STUD | CKT. GND      |
|           | 41         |                        | 11         |                    |         |             | 11       | -11   | 1       | R9 \$151          |            | 1             |          |   | rt           |      |               |
|           | 48         |                        | <u>8</u> L |                    |         | <b>[</b> †† | 81       |       |         | 2~                | F          | 8             |          |   | <b>F</b> T   | 8    | MON. MMP. OU  |
| DCZA HI   |            |                        | 3 P        |                    |         |             | 31       | 5     | -       |                   |            | 2             |          |   | Ħ            | 2    | +16 YDC       |
|           | 59.        |                        | 311        |                    |         | <u>}</u> †† | 3N       | -++   | -1      |                   | F          | 1             | 1        |   | <b>F</b>     |      |               |
| DC3A HI   | <u>† .</u> |                        | 5 P        |                    |         | <u></u> ††  | 51       | 5     |         |                   | <b>†</b> - | 9             | 1-       |   | T            | 9    | +25.5 YDC     |
|           | 61         |                        | 5N         |                    |         | <u></u> ††  | 15r      | -+    | 1       |                   | F          | †             | 1-       |   | h            | 1    |               |
| UCZB HI   | <u> </u>   | <b> </b> - <b> </b>    | 14         | ┟┾╸                |         | ŀł          | 10       |       | ┥       |                   | ┢          | 13            | $\vdash$ |   | H            | 13   | + 3, 6 YDC    |
|           | 25         | <b>t</b> †-            | ID         | ┟┼╸                |         | h           |          |       | -       |                   | $\vdash$   | 1             |          |   | h            |      |               |
|           | 43         |                        | 31         | ┢┾╸                |         | H           | 31       | ╾╂╍┾╸ | -       |                   | ┢          | 3             | ┼──      |   | H            | 3    | (R5103-K      |
|           | 44         | ┝╍┿╼                   | 41         | ┝┼╍                |         | <u></u>     | 4        |       | -       |                   | ┝          |               |          |   | ┢╋           | 4    | R 5117        |
|           | 37.        | $\left  \cdot \right $ | 5K         |                    |         |             | 5К       |       | -       |                   | ┝          | $\frac{4}{5}$ |          |   | ┢╋           | 5    | CR.5103-A     |
|           | <u>38</u>  |                        | 5K         | $\left  + \right $ |         | <b> </b> +  | UK<br>GK | -+-+- | -       |                   | $\vdash$   | +             |          |   | $\mathbb{H}$ | 6    | c 5108        |
|           |            | -+-                    | i          |                    |         |             | come     | ╼╋╍╇╸ | -       |                   | $\vdash$   | 6             | 1        |   | $\mathbf{H}$ | 7    |               |
|           | 47         | ┝╁╍                    | 72         |                    |         |             | 71       | -+-+- |         |                   | ┝          | ·             |          |   | ┟┟           | 10   | +16 YDC       |
|           | 34         |                        | 2K         | 1                  |         |             | 24       | 11    |         |                   |            | 10            | 1        | 1 | 7            | 10   | CR5104-K      |




Figure 3.22 ICD Hookup Diagram


3-41


•

#### CHAPTER IV

Generation of a Test Program For Voltage Regulator Card-A210

The generation of a test program to diagnose and isolat single catastrophic failures in the A2100 voltage regulator card of the AN/VRC-12 radio is described in the following six sections. Section 1 presents the theory of operation for the circuit. This description closely follows the theor given in DMWR 11-5820-401 pages 34-35, and 3B.10-3B.12. Section 2 contains the input supplied to the top part of the NOPAL system. Each input option is briefly explained. An overview of the tables generated by the system is given in Section 3. The NOPAL specification of the tests based on these tables is explained in Section 4. The flowchart of th EQUATE ATLAS program which is generated from the NOPAL speci cation is described in Section 5. Finally in Section 6, the printouts obtained by running this program on EQUATE V or VI are exhibited and evaluated.





4.1 Voltage Regulator Assembly-A2100: Theory of Operation

The voltage regulator card A2100 shown in Figure 4.1 provides a regulated output of 16 volts dc for circuits in the R-442/VRC (or the RT-246/VRC and RT-524/VRC) radiosets. The regulator maintains its 16-volt output over a wide range of current demands

The A2100 circuit card contains circuitry to perform the following three functions: (A) 16-volt dc voltage regulation, (B) time delay circuit to operate a relay, and (C) an RC integrator as a small-signal rectifier. The operation of the circuitry for each function is explained below.

A. A simplied circuit schematic diagram of the voltage regulator portion of A2100 is shown in Figure 4.2.

The effective resistance of transistor Q202 (Q403) in series with the 25.5-volt dc supply drops the voltage to 16 volts dc for any current required by the external circuit. Diodes CR201 (CR40 CR202 (CR 406) and transistor Q202 (Q403) are not located on the voltage regulator assembly card-A2100. They are connected to the A2100 circuitry when the card is inserted into its slot in the radioset. If the current drawn from the regulator increases or decreases, the effective resistance of Q202 (Q403) is lowered or increased as necessary to maintain the output at 16 volts. This is done by controlling the transistor emitter-to-base bias voltag The emitter voltage is essentially fixed by the 25.5-volt dc supp The base voltage is controlled by the voltage drop across resistor R2104 and thermistor RT2101. The emitter current of Q2101 is controlled by its emitter-to-base bias voltage. Its collector is maintained out 16 volts dc since it is connected to the collector




Figure 4. ZVoltage regulator, simplified schematic diagram.




Figure 4' 3Time delay circuit, simplified schematic diagram

. .

. .

......

generator on a motor vehicle. It starts shorting the spikes above 39 volts. Capacitors C2102 and C2103 attenuate low and high frequency ripple voltages, respectively.

B. Figure 4.3 shows the time delay circuit which is als located on the A2100 circuit card assembly. This circuitry i used to energize a relay which turns on and off the error sig coming from the phase discriminator and going to the local os This is done to prevent the local oscillator to lock on spuri frequencies when the radio is being turned on and off and als when megacycle tuning switch is being rotated. Relay K3001 a switch S103 (S301, S355) are not physically located on the A2 card.

As power is applied, current flows through transistor Q2 and the coil of relay K3001. Relay K3001 energizes, error si from the phase discriminator is provided, and capacitor C2104 begins to charge. When capacitor C2104 is charged, transisto is biased to cutoff, relay K3001 deenergizes, and the ground removed from the error signal and routed to the local oscilla Resistor R2107 establishes the initial bias for transistor Q2 and, in combination with resistor R2108, determines the time to charge capacitor C2104. Diode CR2106 enables quick dischar of capacitor C2104 when power is removed, thus assuming the c of the time delay circuit in the event power to the equipment switched off and on very quickly.

The time delay circuit also functions whenever megacycle switch S103 closes. As the switch closes momentarily, capaci discharges through resistor R2109 and the switch to ground. Q202 (Q403). CR2103 is a 5.5-volt Zener diode which maintains the voltage on the emitter of transistor Q2102 at 5.5 volts lowe than the output voltage. Potentiometer R2106 establishes the ba voltage of Q2102. The effective resistance of Q2102 sets the ba voltage on Q2101 and thus controls its emitter current.

When the current requirement of the external circuit increat the collector voltage on Q207 (Q403) decreases. This decreases the emitter voltage of Q2102, decreasing its effective resistance and lowering the base voltage on Q2101. The emitter current of Q2101 increases and lowers the base voltage on Q202 (Q403); thus decreasing its effective resistance. The voltage drop across Q202 (Q403) is reduced, and the output is increased to 16 volts

Diode CR2102 applies the voltage at the junction of resisto R2102 and R2103 to the base of Q2102 through potentiometer R2106 This action starts the regulator when power is first applied. A the output voltage reaches 16 volts dc, CR2102 is reverse-biased and effectively removed from the circuit.


Potentiometer R2106 compensates for variations in zener dic CR2103 and is used to manually adjust the regulator output to 16 volts dc.

Diodes CR2104 and CR2105 compensate for variations in the emitter-to-base voltage of Q2102 caused by change of ambient and junction temperatures. Diode CR201 (CR406), resistor R2104, and thermistor RT2101 provide temperature compensation for transistor Q202 (Q403). Zener diode CR202 (Q412) protects the regulated 16 volt power supply lines from the intermittent spike which appear on the 25.5 volt supply line coming from a

capacitor C2104 is discharged, the sequence of events described above occurs. Switch S103 momentarily closes as the tuning gear train turns; this insures that the new crystal oscillators being selected provide the maximum output before the error signal is connected to the local oscillator.

C. The small subcircuit on the lower left hand side of Figure 4.4 is the RC subscircuit on the A2100 card which is not related to voltage regulation. Diode CR2101 performs rectification of an AC-signal. The output is routed through a large RC time constant circuit, resistor R2101 and capacitor C2101, back to the radioset. This circuit is referred to as the filter subscript in the remainder.

The complete circuit schematic of the circuitry contained on the A2100 card is shown in Figure 4.4. Figure 4.5 shows parts location and wiring diagram of the circuit card. The numbers enclosed in small circles point at the nodes of the circuit. Thes numbers are arbitrarily assigned to identify the nodes. The same node assignments are also used in Figure 4.4. The numbers in rectangles are actually printed on the circuit card for easy identification. The numbers above them are the EQUATE dedicated interface unit test points as they are routed to A2100 through the special VRC-12/EQUATE interface connecting device. These connections explained in more detail in the discussion of the interface in Section 3.4.






Figure <sup>4.5</sup> Assembly A2100, Parts Location and Wiring Diagram.

#### 4.2 NOPAL INPUT

The test program for the A2100 card is generated in two parts. The first program is for the filter subcircuit and the second program is for the voltage regulator and time delay circuit.

The complete input given to the top part of NOPAL to generate a test program for the filter subscript of the A2100 card is shown in Figure 4.6 and discussed in subsection A. The input which describes the voltage regulator and time delay circuit and its requirement is shown in Figure 4.7 and discuss in subsection B.

# A. CIRCUIT DESCRIPTION AND REQUIREMENTS FOR THE FILTER SUBSC

The circuit description of the filter is shown in Figure 4.6. Resistor R2101 is 270 ohms and is incident on circuit nodes 0 and 21. In NAP2, node 0 is the ground refere node. Node 21 is arbitrarily named. Capacitor C2101 is  $68\mu$ F and is incident on nodes 2 and 21. Diode QDR2101 (CR2101) is type 1N645 and is incident on nodes 21 and 3. The nodes 1,2 and 3 are also terminals on the edge connector of A2100. How node 21 is internal and not available unless probing of the c is allowed. (see Figures 4.3 and 4.4).

A diode model for IN645 has been previously stored in the model library number 2 of the NAP2 circuit analysis progr Hence its details need not be repeated in the circuit descrip A reference to the model by name enables the model to be retr from the library during simulation. The model for IN645 is included in the main circuit as a subscircuit by connecting i internal node 1 to node 21, and internal node 3 to node 1.

CIRCUIT\_DESCRIPTION A2100 DEFAULT VOLTAGE REGULATOR \*CIRCUIT : THIS CIRCUIT IS PART OF A2100 CIRCUIT BOARD : FAILS 21 270 R2101 0 C2101 2 21 68UF : FAILS 21 = 1 1 = 3 ; FAILS QDR2101 \*LIB2 D1N645 0 \* 1 0 10MEG ROPEN1 ROPEN2 2 0 10MEG 0.1 0.1 \*MODIFY 1 R2101 C2101-0.05 0.05 2 > \*MODIFY GDR2101.0T 2DR2101.RS QDR2101.RB QDR2101.CD \*MODIFY 3 16.0 0.1 ROPEN1 ROPENZ TEST\_TERMINALS J8 PC BOARD EDGE CONNECTOR A21\_3 GROUND 0 A21\_1 A21\_2 1 2 ACTEST TERMINALS O GND GROUN 36 PC BOARD EDGE CONNECTOR GROUND A21\_1 1 A21\_2 2 OBJECTIVES STANDARD DIAGNOSIS 100.0% 50. 2 AMBIGUOUS c0. - 4 AMBIGUOUS ACCURACY MINIMAL 0.50E-02 ZERO DESCRIMINATION 0.20E+02 INACCURACY IN % SIGNIFICANT DIGITS 3 1 SORT WITHIN TEST ONLY 1 OPTIMIZE LOGIC 1 MISSING FAILURES SAME AS NOMINAL 40.00E+04 1.00E+01 RESISTANCE 1.50E+01 01.00E+04 IMPEDANCE 1.00E-03 01.00E+00 CURRENT C.53E+30 03.50E+01 VOLTAGE 1 1 INITIAL\_CONDITIONS NOPOWER END

Figure 4.6 NOPAL Input for A2100 Filter Subcircuit

The resistors ROPEN1 and ROPEN2 are not part of the circuit. They are included to prevent numerical analysis problems. Eventhough it is not always required to have at least two branches incident on each circuit node, it is a good practice not to leave any dangling branches for consistency. The valu of ROPEN1 and ROPEN2 are very high. For all practical purpos they can be considered open. The first "modify" statement specifies +-10% tolerance for R2101 and C2101. Diode QDR2101 has +-5 tolerance on most of its parameters: on short and bu resistances, and on transition and diffusion capacitances. ROPEN1 and ROPEN2 have +1000% and -10% tolerance. This wide tolerance is specified to show that these two resistors have no effect on circuit response.

All of the circuit nodes which are on the edge connector are declared to be test terminals. Node 21 is not made avail for probing. The objectives of fault isolation is held very high by requesting that all of the failures should be detecte (i.e. 100% diagnosis); furthermore one half of the failure mo should be isolated into groups containing no more than two possible failures (i.e. 50% of failures 2-ambiguously) and 80 of the failures should be isolated into groups containing no than four possibilities (i.e. 80% of failures, 4-ambiguously) In this particular subcircuit, this objective does not appear to be very meaningful. It is included here for uniformity wi other inputs. This is the standard objective which is used i all test programs. Accuracy specifications state that (1) any measurement which is in the range -0.005 to 0.005 should be treated a z (2) any measurement taken can be as much as +-20% off from true value, (3) the test program should refer to stimuli an measurements using at most 3-significant difits, (4) minimum measureable resistance is 100 ohms, and maximum mesureable resistance is 400 Kohms, (5) minimum measureable impedance magnitude is 15 ohms, and maximum impedance is 10 kohms, (6 minimum current is 1 on A and maximum current is 1 A, (7) minimum voltage is 0.5 volt, maximum voltage is 35 volts.

After failure simulation, any failure which is not sim for a given test should be treated as resulting in nominal measurement. This option is actually not used in these pro-It was specified here to prevent early termination of the t part in case of intentional omission of failure modes. The sort option is used for printing the tables according to avassertion or test sensitivity.

B. CIRCUIT DESCRIPTION AND REQUIREMENTS FOR THE VOLTAGE REGULATOR AND TIME DELAY SUBCIRCUITS

Figure 4.7 shows the circuit description of the voltag regulator and the time delay circuitry of the A2100 card. the circuit description first the semiconductor devices are connected. The terminals of the NPN and PNP transistors ar connected in the same sequence: collector, base and emitte The complete models of these devices are included in Append Potentiometer R210B is modelled as two separate fixed resis where R2106B is functionally dependent on R2106A. The valu

| ,. <u></u>  |   |
|-------------|---|
| C           | CIRCUIT_DESCRIPTION A21C0 DEFAULT VOLTAGE REGULATOR<br>•CIRCUIT   |
| C           | FC / / A 5.0E03 B -1<br>QDR2102 10 = 1 6 * 3 : FAILS<br>*LIB2 D1N645  |
| ŝ,          | ALIB2 DIN045<br>a*<br>QQ21Q1 6 = 1 12 = 2 5 = 3 : FAILS<br>*L132 TR2N329A   |
| ۴.          | QQ2102 12 = 1 14 = 2 13 = 3 : FAILS<br>*LI32 TR2N335<br>\$*   |
| (,<br>-     | &DR2103 13 = 3 6 = 1 : FAILS<br>*LI82 21N752A<br>0*   |
| (           | QDR2104 15 = 1 16 = 3 : FAILS<br>*LI92 D1N645<br>Q*   |
| $\zeta_{i}$ | QDR2105 16*10 = 3 : FAILS<br>*LIB2 D1N645<br>O*   |
| Ç           | R2104 4 11 13 : FAILS<br>RT21G1 11 5 500 : FAILS<br>R2102 4 10 1K # FAILS   |
|             | R2102       4       10       1K $\neq$ FAILS         R2103       10       680 $\ddagger$ FAILS         R2105       13       0       1K $\neq$ FAILS         RTAP       74       21       10       :       FAILS |
| . (         | R2106A 21 15 3.44K : FAILS SHORT<br>R21C6B 6 21 1*FC(R2106A) : FAILS SHORT  |
| (           | C2103 6 C •01UF : FAILS<br>QDR21C6 17 : 1 6 = 3 : FAILS   |
| Ç           | *L162 D1N645<br>a* 17 0 15UF : FAILS<br>C2104 17 7 660 : FAILS  |
| 1           | C2104 17 7 660 : FAILS<br>R2109 17 15 18K : FAILS<br>R2108 <i>i</i> 18 33K : FAILS<br>R21Q7 8 = 115 = 2 6 = 3 : FAILS   |
| <b>!</b>    | QQ2103 TR2N329A<br>*LIB2  |
| ŕ           | RUUT1 8 0 1.831C<br>RUUT2 6 C 33K<br>•MODIFY 1 C<35 0*05 R2104 R2102 R21C3 R2105 RT2101 ><br>RTAP dZ 1 <sup>4</sup> 64 R21068 C21Q2 C2103 C2104 ><br>R2107 RZ <sup>+</sup> QE R21C9 RUUT1 RUUT2                 |
| C           | •MODIFY 2 0*005 6.005 ><br>032101.*?! 3Q21C1.*R1 3Q210UIE QQ2101.CET QQ2101.CE0   |
| C           | QQ2101.IN CQ2131 • R2 432101.IC QQ2101.CCT GQ2101.CCD ><br>UQ21C1.I1 QQ2101»RC ><br>Q22102.K? QQ21G2.P.1 3C2102.IE QC12102.CET GQ2102.CED   |
| <b>C</b> .  | QQ21Q2.IC J.221C2.R2 Q321C2.IC UQ2^02.CCT QQ2102.CCD ><br>aQ4IG2.II UQ2102.RC ><br>QQ21Q3.RE) QQ2103.R1 QQ2103.IE QQ2103.CET GQ2103.CED   |
| C           |   |
| r           | Figure 4.7 NOPAL Input For A2100 Voltage Regul<br>and Time Delay Subcircuits  |
|             |   |

•

. •

C

.

QQ2103.IN GQ2103.R2 QQ2103.IC QQ2103.CCT QQ2103.CCD C 422103.II 402103.RC > 20R2102.PS QDR2102.ID QDR2102.CT QDR2102.CD QDR2102.RB > ADR21C4.RS GDR2104.ID QDR2104.CT QDR2104.CD QDR2104.RB ADR2105.RS QDR2105.ID ADR2105.CT QDR2105.CD GDR2105.RB C > > 3DR2106.RS @DR2106.ID @DR2106.CT @DR2106.CD @DR2106.RB > Ċ GDR2103.RS GDR2103.ID GDR2103.IZ GDR2103.CT GDR2103.CD GDR2103.RB TEST\_TERMINALS PC BOARD EDGE CONNECTOR Jέ Ĉ 0 A21\_9 GROUND A21\_4 A21\_5 4 MAIN POWER INPUT 5 THERMISTOR CONNECTION A21\_6 REGULATED 16 VOLT OUTPUT 6 1 S103 SWITCH POINT 7 A21\_7 8 A21 3 TIME DELAY OUTPUT ACTEST\_TERMINALS JÊ PC BOARD EDGE CONNECTOR A21\_9 GROUND ٥ 4 A21\_4 MAIN POWER INPUT A21\_5 A21\_5 5 THERMISTOR CONNECTION REGULATED 16 VOLT OUTPUT 6 A21\_7 A21\_3 7 S103 SWITCH POINT TIME DELAY OUTPUT 8 í CONVERGENCE CRITERION \*MODIFY V6=16,V5=20 OBJECTIVES STANDARD t 100.0X DIAGNOSIS 50. 2 AMBIGUOUS . ( 80. 4 AMBIGUOUS ACCURACY MINIMAL 0.50E-02 ZERO DESCRIMINATION 0.1JE+02 INACCURACY IN 2 3 SIGNIFICANT DIGITS 1 SORT WITHIN TEST ONLY 1 OPTIMIZE LOGIC MISSING FAILURES SAME AS NOMINAL 1 40.002+04 1.00E+01 RESISTANCE 1.50E+01 01.002+04 IMPEDANCE 1.00E-03 01.002+00 CURRENT 0.53E+33 03.50E+01 VOLTAGE 1 2 ć ACBIAS DC OPERATING POINT IS DECIDED BY THE FOLLWING DC SUPPLY ! A ATTENTION OPERATOR: UUT IS BEING POWERED NOW BEGIN RBIAS 0 C.1 E 25.5V 4 INITIAL\_CONDITIONS POWERUP BEGIN IA ATTENTION OPERATOR: UUT IS BEING POWERED NOW RSUPPLY 0 0.1 E 25.5 4 Ç END END-INITIAL (

Figure 4.7 NOPAL Input For A2100 Voltage Regulator and Time Delay Subcircuits (continued)

Ć

Ť.

Ć

C

(

4\_15

of R2106A is determined by an optimization simulation run requiring that R2106A should be adjusted such that the voltage at node 6 is equal to 16 volt dc. The simulation determines R2106A is 3.44 Kohm and R2106B is 1.56 Kohm (5 Kohm - 3.44 Kohl Both of the resistors may have +-5% tolerance. Resistors RUUT and RUUT2 are not on the A2100 card. They are inside the AN/V3 interconnecting device. RUUT2 (33 Kohm) is not documented on the original ICD description. It was discovered during testinand added to the interface schematic shown in Figure 3.20. The leakage resistor discharges capacitor C2102 after a stimulus is removed from the card. RUUT2 is a load resistor for the time delay circuit. It effectively puts a load to ground on tl collector of transistor 02103. All resistors and capacitors as assigned +-5% tolerance. All diode and transistor model param< are assigned -f--Q.5% tolerance. Their tolerance specifications were deduced from semiconductor data books. These tolerances may result in up to 20-30% tolerance on transistor gain (beta) characteristics.

The edge connections are assigned the same circuit node numbers. In addition to the edge connectors, circuit nodes 15 18 are used as probe test points. In the current implementati< of the top part of NOPAL, there are no explicit provisions to generate special instructions to the operator to make the required connection. The probe message and the required ATLAS command is implemented in the OHMMETER, ZMETER or VOLTMETER functions. This is done by assigning the probe points to be connections points which are beyond the EQUATE<sup>1</sup>S capability, t1

. . .

during execution, these cases are intercepted in the function prologue code to branch to the appropriate instructions to issue the probe message and to use the "PROBE" connection. The convergence crition (16 volts dc on node 6 and 25 volts dc on node 20) is not required. It is specified only to speed up th simulation and prevent possible numerical (no-convergence) pro Experience with failure simulation indicates that solutions ar considerably faster when the initial conditions for non-linear circuits are started from the nominal voltage levels rather th from all node voltages and branch currents at zero. All circu analysis programs start the numerical solutions from zero leve unless different initial conditions are specified by the user.

The remainder of the requirements listed in Figure 4,7 ar identical to those described in the previous subsection.

### 4.3 Evaluation of Tables Generated

The tables generated to the top part of NOPAL are evaluat in this section. The dicussion of the two subcircuits are don separately. The tables generated for the filter subcircuit as discussed fully in Subsection A. In Subsection B, the tables generated for the remaining circuits are discussed however the complete table listings except the shortest significant ones a not included due to their length. The complete tables are available as computer listings and on a computer tape accompan this report.

A. NOPAL Tables For The Filter Subcircuit

The first table generated from the user provided input is failure dictionary. Table 4.1 shows the failure dictionary for the filter subcircuit. There are 7 failure modes which the cimay have. Failure identification number 1 is not actually a failure, it is the nominal state of the circuit. It is includ in table for completeness. Each component has two failure mod as described in Section 3.2. This failure dictionary is simpl a document of the failure modes which are analyzed by the top In digital testing literature, the term 'failure dictionary<sup>1</sup> a includes the data which is called the 'failure symptoms<sup>1</sup> in th NOPAL system. This information is not apart of NOPAL failure dictionary.

Even though it is theoretically possible, it is very unli to have resistors failing by the shorting of their terminals. Initially in the course of this study, it was decided to inves the symptoms of failure due short of resistors to determine whether or not they could be isolated. It was observed that i many cases short of resistors could not be identified, i.e., t

1) FAILURE DICTIONARY ( PAGE ---

|               |                   |                     |        |             |               |           | *********** |                   |         |
|---------------|-------------------|---------------------|--------|-------------|---------------|-----------|-------------|-------------------|---------|
| <br>  ID.<br> | COMPONENT<br>NAME | FAILURE<br>FUNCTION | NODES  | C HANGE     | TYPE          | PARAMETER | (VALUE)     | REMARK<br>(ALIAS) | (INDEX) |
|               | ALL_COMPS         | NONE                |        | NONE        | NONE          | NOMINAL   | NOMINAL     | NOMINAL           | D       |
| 2             | R2101             | <u>OPEN</u>         | 0 / 21 | VALUE       | RESISTOR      | 1.DE9     | 270         | OPEN              | D       |
| 3.            | r2101             | SHORT               | 0 21   | VALUE       | RESISTOR      | 1.DE0     | 270         | SHORT             | 0       |
| 4             | C2101             | OPEN                | 2 21   | TOPOLOGICAL | RESISTOR      | 1.0E9     | ćBUF        | JPEN              | 9       |
| 5             | C21G1             | SHORT               | 2 21   | TOPOLOGICAL | RESISTOR      | 1.JED     | ćBUF        | SHORT             | 0       |
| 6             | QDR2101           | OPEN                | 21 1   | TOPOLOGICAL | DEFINED       | 1.0E9     | D1N645      | OPEN              | 0       |
| 7             | 9DR2101           | SHORT               | 21 1   | TOPOLOGICAL | DEFINED       | 1.DE0     | . D1N645    | SHORT             | 0       |
|               |                   |                     |        |             | .~~~~~~~~~~~~ |           |             |                   |         |

Table 4.1 A2100 - Filter Subscircuit Failure Dictionary

circuit behaves as if it were normal. There were several exceptions to this behavior, i.e. resistors which are involved in biasing and feedback circuits usually serve as voltage dividers, hence they effect circuit behavior significantly. All of these failures can be picked up. However, many resistors are included as safety devices for limiting the current when large amount of current is drawn. Hence under normal conditions their failure by shorting does not affect the operation of the circuit Due to these reasons, in addition to the statistics published by industry indicating very seldom occurance of such failures, the final test programs which are generated for these circuits exclu resistor shorted failures. Resistor short failures are included in the analysis until the generation of failure symptom tables.

In reports presented here, and on the accompanying computer tape, they are dropped from further investigation. If it become desirable to include any or all of these failures, new ambiguity analysis, optimization, NOPAL specification and ATLAS program generation steps can be easily performed including the additiona failures. The operations described above amount to only one job on the computer.

Table 4.2 is the test limit and diagnosis table which conta the assertions created from the failure symptom table. This tab contains 8 different tests with an average of 2 assertions per t A total of 17 assertions are created. The actual identification and the test points involved in these tests are available in oth reports not shown here. These assertions are created slightly differently from the original version of the top part of NOPAL.

| - 11<br>14<br>14<br>14<br>14<br>14 | - 14<br>14<br>14<br>11<br>12<br>14 | 18<br>18<br>18<br>14<br>14<br>14<br>14 | 11<br>11<br>11<br>11<br>11 |                                       | 10<br>10<br>10<br>13<br>13<br>14 | - 10 - 1<br>14 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16 | 17 18 19 19 19 19 19 19 19 19 19 19 19 19 19 |                        | 유수 바라 아이 번 것 같은 것 |
|------------------------------------|------------------------------------|--|----------------------------|---------------------------------------|----------------------------------|---|--|------------------------|---|
|                                    | ~ ~ ~                              |  | æ                          | METER                                 |                                  | 3.19000E 05   | 1.20000E 58                                  | 1.74134E-06            | 1 1 1 1 1 0                                     |
| 2                                  | -                                  | -                                      | ~ ~ ~ ~                    |                                       | ~                                | 1.94000E U2   | 3.70000E 02                                  | <br> . 1.57797E-04<br> | 00001   |
| ~                                  | ~                                  | -                                      | ~ ~ ~ ~                    |                                       |                                  | 3.19000E 05   | 1.20000E 58                                  | 1.74148E-06            | 1 1 1 1 0 1 1                                   |
|                                    | ~                                  | -                                      | ×                          | H H H H H H H H H H H H H H H H H H H | ~                                | 1.94000£ 02   | 3.70033E 02                                  | 1.57795E-04            | 0 0 0 1 0 0                                     |
|                                    |                                    |  | ~~~~                       | AE E R                                |                                  | 3.19000E G5   | 1.20000E 58                                  | 1.29205E-06            | 1 1 1 1 0 1 1                                   |
|                                    |                                    | -                                      | ~                          | AETER                                 | ~                                | 2.03060E 02   | 3.22000E D2                                  | 1.13803E-G4            | 000100  |
| ~                                  |                                    | -                                      | ~ ~ ~ ~                    | T T T                                 | -                                | 3.190U0E US   | 1.20000E 58                                  | 1.55367E-07            | 1 1 1 1 1 0                                     |
|                                    |                                    | -                                      | ~ ~ -                      | E E                                   | ~                                | 1.94000E 02   | 3.70000E 02                                  | 1.43891E-05            | 0 0 0 0 1                                       |
| 6                                  |                                    | -                                      | ~ ~ ~ ~                    | AETER<br>AETER                        | -                                | 3.19000E US   | 1.2000GE 58                                  | 1.55489E-07            | 11110 11  |
| 10                                 | ~                                  | -                                      | ~ ~ ~                      |                                       | ~                                | 1.94000E 42   | 3.70000E 02                                  | 1.40890E-D5            | 000100  |
|                                    |                                    | -                                      | ~~~                        | METER                                 |                                  | 3.19000E US   | 1.2000JE 58                                  | 7.85379E-08            | 1 1 1 1 1 1                                     |
| 12                                 | ~                                  | -                                      | ~ ~ ~                      | A E F E R                             |                                  | 4.48000E U2   | 7.54000E 02                                  | 8.47967E-05            | 1001100   |
| 1                                  |                                    | -                                      | ~ ~                        | METER                                 | ~                                | 1.94000E U2   | 3.70000E 02                                  | 1.35800E-04            | 001001  |
| 1 71                               | ~                                  | -                                      | ~~~                        |                                       | m                                | 3.14000E 05   | 1.20000E 54                                  | 1.73209E-06            | 010010  |
| 15                                 |                                    | -                                      | 7                          | A E T E R                             | ~                                | 1.72000E G2   | 3.90603E 02                                  | 0.00000£ 00            | 11 10001  |
| 16                                 |                                    | -                                      | 2                          | 2 3 L 3 W                             | ~                                | 6.42000E-01   | 1. &0000E 01                                 | 0.00000E 00            | 0 0 1 0 0 0 0                                   |
| 1 21                               | 5                                  | -                                      | z                          | METER                                 | 2                                | e.00000E 03   | 1.20000E 56                                  | 0.00030E 60            | 0101000   |

A test may have at most three assertions: (1) a nominal assert, giving the expected nominal range of measurement and identifyin< all components which result in this measurement, (2) a low asses giving the range of measurement and indentifying the failure mofor which the measurement is less than the nominal, and (3) a high assertion giving the range of measurement and identifying failure modes which result in a measurement higher than the nominal. In certain cases either the low or the high assertion may not be present. This is due to the fact that all measuremei have a low and a high measureable limit. It is physically not possible to get a reliable measurement beyond these limits. In these assertions, if a measurement is above 400 Kohms, it is replaced by a very large number. Then during code generation a corresponding, assertion is created requiring that the measure be greater than the lower limit with no restriction on the high' limit. Similarly the converse is done for the low-assertions.

The following additional observations are noted: (1) When a test has a single assertion, it contains no useful fault isol information. (2) When there are two assertions; the first one is the nominal, and the second one may be either the low or the high assertion. (3) Where there are three assertions, the first one is the nominal, the second one is the low, and third is the high assertion.

Table 4.3 is a condensed form of Table 4.2. It is obvious that test 6.1 (stimulus 6, measurement 1) provides no fault

| MATRIX |
|--------|
|        |
|        |
|        |
|        |
|        |
|        |
|        |
|        |
|        |

Table 4.3 Multiple Valued Diagnosis Matrix and Test Circuits Table

.

•

isolation information; tests (2.1, 3.1, 5.1) and (1.1, 4.1) provide the same fault isolation information.

The ambiguity report shown as Table 4.4 indicates that all failures and the nominal mode can be uniquely identified. Fail short of R2101 has been dropped in this phase.

The first step of optimization gets rid of the redundant test setups. It retains only the minimum number of tests which are essential to achieve the same level of fault isolation whic was indicated during the ambiguity analysis phase. This optimi is based entropy (information content) only (see Table 4.5). T the tests selected have an interesting property. The first tes selected (7.1) has a very general fault isolating capability. It divides all possible failures into three classes where each class has nearly equal number of failures. The next test (8.1) divides these classes into smaller classes. This type of fault isolation design is commonly referred to as the top-down methodology. During this optimization phase, it is determined that only 3 out of the 8 original tests are sufficient to provi the same fault isolation capability.

The next table (Table 4.6) shows how the assertions of the remaining three tests can be put together with conjunctions to select diagnoses. Diagnosis 6 (short of CR 2101) and Diagnosis (short of C2101) are selected upon the completion of a single assertion. Diagnosis 2 (Open of R2101), Diagnosis 3 (Open of C2101), Diagnosis 5 (Open CR2101) can be selected only after th two required tests are performed. Diagnosis 1 (all component nominal) is selected after all three tests are performed. AMBIGUITY REPORT (PAGE 1)

| _            |                      |             |               |                |                        |
|--------------|----------------------|-------------|---------------|----------------|------------------------|
| =  <br> <br> | EQUIVALENCE<br>CLASS | K-AMBIGUITY | FAULT ISOLATI | LON PERCENTAGE | FAILURE MODES INCLUDED |
|              |                      |             | CLASS         | CUMULATIVE     |                        |
|              | NOMINAL              | 1           | 16.7%         | 16.7%          | ALL COMPONENTS NOMINAL |
|              | 2                    | 1           | 16.7%         | 33.3%          | OPEN(R2101).           |
|              | 3                    | 1           | 16.7%         | 50.0%          | OP EN (C2101).         |
|              | 4                    | 1           | 16.7%         | 66.7%          | SHORT (C2101).         |
|              | 5                    | 1           | 16.7%         | 83.3%          | OP EN (9 DR 2 101).    |
|              | 6                    | 1           | 16.7%         | 100.0%         | SHORT (QDR2101).       |

Table 4.4 Ambiguity Report

.

٠

C FAULT ISOLATION SUMMARY Ć DESIRED AND ACHIEVED LEVEL OF CUMULATIVE FAULT ISOLATION PERCENTAGE Ċ :s588ss:sss:i:s::: Ĺ 1 K-A\*3IGUITY | DESIRED | ACHIEVED | CLASS | NUMBER ( C.F.L.P.I G.F.X.F. I ... F.P.I ( s:::sss:s::ssss 2222:rs 103.0% 1100.02 0.C2 6 Ć j – 1 Ć 2 100.02 0.02 50.02 Ο É 50.02 103.02 0.02 O ť Ć MUM3EP 3F FAILURE MODES : NUM3ER OF EQUIV. CLASSES : .7 t DESIRED LEVEL OF DIAGNOSIS: 100.0X 1 ACHIEVED LEVEL OF DIAGNOSIS: 100.02 FAULT ISOLATION IS SATISFACTORY. С C C Table 4.4 Ambiguity Report (continued) C С C С

----

| C          | FAILURE MODES                                    | 1 2 3 4 5 6 7   |
|------------|--|---|
|            | SEG ( 12) STIMULUS (                             | 7) MEASUREMENT ( 1) ASSERTION ( 3)  |
| C          | NUMBER OF TESTS USED                             | : 1   |
| 5          | NUMBER OF EQUIVALENCE CL                         |   |
|            | ENTROPY REQUIRED FOR IS(<br>CURRENT ENTROPY      | : 1.557   |
| -          | CAPACITY (THEORETICAL M                          | MAX.) : 1.585   |
|            | EQUIVOCATION                                     | : 1.251   |
| ( <u>)</u> | EFFECTIVENESS<br>Membership in Equiv. CL/        | : 0.982<br>LASSES 1 2 3 1 1 2 3   |
|            |  |   |
| f .        |  | 8) MEASUREMENT ( 1) ASSERTION ( 3)  |
| •          | NUMBER OF TESTS USED<br>NUMBER OF EQUIVALENCE CL | CLASSES: 6  |
| •          | ENTROPY REQUIRED FOR IS                          | SOLATION : 2.807  |
|            |  | : 2.522   |
|            | CAPACITY (THEORETICAL MA                         | . 0.294   |
| 1_         | EFFECTIVENESS                                    | : 0.976   |
|            | MEMBERSHIP IN EQUIV. CL                          | LASSES 1 2 3 4 1 5 6  |
| C          |  | 2) MEASUREMENT ( 1) ASSERTION ( 2)  |
|            | NUMBER OF TESTS USED                             |   |
|            | NUMBER OF EQUIVALENCE CL                         | CLASSES : 7   |
| ·          | ENTROPY REQUIRED FOR ISC                         |   |
|            | CURRENT ENTROPY<br>CAPACITY (THEORETICAL MA      | : 2.807<br>MAX.) : 2.807 ·  |
| -          | EQUIVOCATION                                     | : 0.000   |
|            | EFFECTIVENESS                                    | : 1.000   |
| C          | MEMBERSHIP IN EQUIV. CLA                         | ASSES 1 2 3 4 5 6 7   |
|            | · · ·  |   |
| 6          |  |   |
|            | INDIVIDUAL AND JOINT EN                          | ENTROPY VALUES  |
| G          |  |   |
| \r ·       | SEQ STIM MEAS AS                                 | ASSE ENTROPY JOINT ENTROPY EQUIV. CLA   |
|            | 7 7 1  | 12 1.557 1.557 3  |
| 6          | 8 8 1  | 15 1.379 2.522 6  |
|            |  | 3 0.592 2.807 7   |
| G .        | 1 1 1<br>3 3 1                                   | 1 0.592 2.522 6<br>5 0.592 2.807 7  |
|            | 4 4 1  | 1       0.592       2.522       6         5       0.592       2.807       7         7       0.592       2.522       6         9       0.592       2.807       7 |
| (          | 5 5 1  |   |
| \ <b>_</b> | 6 6 1  | 11 0.000 2.522 6  |
| 6          |  |   |
| C :        | OUT OF 8 CANDIDATE TE                            | TESTS 3 ARE RETAINED  |
| _          |  |   |
| .C         | <i>.</i>   |   |
|            |  |   |
| C          |  |   |
|            | •  |   |
| С          | Table 4.5 A210                                   | .00 - Test Setup Optimization Report  |
|            | •  |   |
| ~          |  |   |
| С          |  |   |
|            | •  |   |
| C          | •  | 4-27  |
|            |  |   |

. .

| TEST(15) STIMULUS( 3) MEASUREMENT( 1) ASSERTION( 1) LOGIC<br>TEST( 3) STIMULUS( 2). MEASUREMENT( 1) ASSERTION( 1) LOGIC<br>DIAGNOSIS : 2<br>TEST(14) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 3) LOGIC<br>DIAGNOSIS : 3<br>TEST(12) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 3) LOGIC<br>DIAGNOSIS : 3<br>TEST(12) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 1) LOGIC<br>TEST( 17) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 3) LOGIC<br>DIAGNOSIS : 4<br>TEST( 4) STIMULUS( 2) MEASUREMENT( 1) ASSERTION( 2) LOGIC<br>DIAGNOSIS : 5<br>TEST( 14) STIMULUS( 2) MEASUREMENT( 1) ASSERTION( 2) LOGIC<br>DIAGNOSIS : 5<br>TEST( 14) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 3) LOGIC<br>DIAGNOSIS : 6<br>TEST( 15) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 3) LOGIC<br>DIAGNOSIS : 6<br>TEST( 13) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 2) LOGIC<br>TOTAL NUMBER OF TEST SETUPS : 3<br>TOTAL NUMBER OF ASSERTIONS : 8<br>SHORTEST TEST SETUP : 1<br>LONGEST TEST SETUP : 1<br>LONGEST CONJUNCTION : 3   |          |                       |                                  |                 |                   |             |
|--|----------|-----------------------|----------------------------------|-----------------|-------------------|-------------|
| NUMBER OF TESTS (OR ASSERTIONS) PER DIAGNOSIS WILL BE MINIMIZED<br>C<br>DIAGNOSIS : 1<br>TEST(12) STIMULUS(7) MEASUREMENT(1) ASSERTION(1) LOGIC<br>TEST(3) STIMULUS(2) MEASUREMENT(1) ASSERTION(1) LOGIC<br>TEST(3) STIMULUS(2) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 2<br>TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 3<br>TEST(17) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 3<br>TEST(17) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 4<br>TEST(17) STIMULUS(2) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 4<br>TEST(4) STIMULUS(2) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 5<br>TEST(14) STIMULUS(2) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 5<br>TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 5<br>TEST(15) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 5<br>TEST(13) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>TEST(13) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>TOTAL NUMBER OF TEST SETUPS : 3<br>TOTAL NUMBER OF TEST SETUPS : 3<br>TOTAL NUMBER OF ASSERTIONS : 8<br>SHORTEST TEST SETUP : 1<br>LONGEST TEST SETUP : 1<br>LONGEST CONJUNCTION : 1<br>LONGEST CONJUNCTION : 3   | Ć        |                       |                                  |                 |                   |             |
| DIAGNOSIS : 1<br>TEST(12) STIMULUS(7) MEASUREMENT(1) ASSERTION(1) LOGIC<br>TEST(15) STIMULUS(2) MEASUREMENT(1) ASSERTION(1) LOGIC<br>DIAGNOSIS : 2<br>TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 3<br>TEST(17) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 3<br>TEST(12) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 3<br>TEST(12) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 4<br>TEST(4) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 4<br>TEST(4) STIMULUS(2) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 5<br>TEST(4) STIMULUS(2) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 5<br>TEST(14) STIMULUS(2) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 6<br>TEST(15) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 6<br>TEST(13) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 6<br>TOTAL NUMBER OF TEST SETUPS : 3<br>TOTAL NUMBER OF TEST SETUPS : 3<br>HORTEST TEST SETUP : 1<br>LONGEST TEST SETUP : 1<br>LONGEST CONJUNCTION : 3  | Ĉ        | NUMBER                | OF TESTS (OR                     | ASSERTIONS) PER | DIAGNOSIS WILL BE | E MINIMIZED |
| TEST(12)       STIMULUS(7)       MEASUREMENT(1)       ASSERTION(1)       LOGIC         TEST(15)       STIMULUS(2)       MEASUREMENT(1)       ASSERTION(1)       LOGIC         Image: Construction of the structure of the structu  | Ĉ        |                       |                                  |                 |                   |             |
| DIAGNOSIS : 2         TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC         TEST(17) STIMULUS(8) MEASUREMENT(1) ASSERTION(3) LOGIC         DIAGNOSIS : 3         TEST(12) STIMULUS(7) MEASUREMENT(1) ASSERTION(1) LOGIC         TEST(17) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC         DIAGNOSIS : 4         TEST(4) STIMULUS(2) MEASUREMENT(1) ASSERTION(2) LOGIC         DIAGNOSIS : 5         TEST(14) STIMULUS(2) MEASUREMENT(1) ASSERTION(2) LOGIC         DIAGNOSIS : 5         TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC         DIAGNOSIS : 5         TEST(15) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC         DIAGNOSIS : 6         TEST(13) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC         TOTAL NUMBER OF TEST SETUPS       3         TOTAL NUMBER OF ASSERTIONS       8         SHORTEST TEST SETUP       1         LONGEST TEST SETUP       1         LONGEST TEST SETUP       1         LONGEST CONJUNCTION       3  | C        | TEST( 12<br>TEST( 15  | <pre>STIMULUS( STIMULUS( )</pre> | 8) MEASUREMEN   | T( 1) ASSERTION   | ( 1) LOGIC  |
| TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>TEST(17) STIMULUS(8) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS: 3<br>TEST(12) STIMULUS(7) MEASUREMENT(1) ASSERTION(1) LOGIC<br>TEST(17) STIMULUS(8) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS: 4<br>TEST(4) STIMULUS(2) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS: 5<br>TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS: 6<br>TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS: 6<br>TEST(15) STIMULUS(7) MEASUREMENT(1) ASSERTION(1) LOGIC<br>DIAGNOSIS: 6<br>TEST(13) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS: 6<br>TOTAL NUMBER OF TEST SETUPS<br>SHORTEST TEST SETUP<br>LONGEST TEST SETUP<br>SHORTEST CONJUNCTION<br>LONGEST CONJUNCTION<br>LONGEST CONJUNCTION<br>SHORTEST CONJUNCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>CONSTRUCTION<br>C | C        |                       |                                  | 2). MEASUREMEN  | T( 1) ASSERTION   | ( 1) LOGIC  |
| TEST(12) STIMULUS(7) MEASUREMENT(1) ASSERTION(1) LOGIC<br>TEST(17) STIMULUS(8) MEASUREMENT(1) ASSERTION(3) LOGIC<br>DIAGNOSIS : 4<br>TEST(4) STIMULUS(2) MEASUREMENT(1) ASSERTION(2) LOGIC<br>DIAGNOSIS : 5<br>TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>TEST(15) STIMULUS(8) MEASUREMENT(1) ASSERTION(1) LOGIC<br>DIAGNOSIS : 6<br>TEST(13) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>TOTAL NUMBER OF TEST SETUPS : 3<br>TOTAL NUMBER OF TEST SETUPS : 3<br>TOTAL NUMBER OF ASSERTIONS : 8<br>SHORTEST TEST SETUP : 1<br>LONGEST TEST SETUP : 3<br>SHORTEST CONJUNCTION : 1  | ¢        | TEST( 14              | ) STIMULUS(                      |                 |                   |             |
| TEST( 4) STIMULUS( 2) MEASUREMENT( 1) ASSERTION( 2) LOGIC<br>DIAGNOSIS : 5<br>TEST( 14) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 3) LOGIC<br>TEST( 15) STIMULUS( 8) MEASUREMENT( 1) ASSERTION( 1) LOGIC<br>DIAGNOSIS : 6<br>TEST( 13) STIMULUS( 7) MEASUREMENT( 1) ASSERTION( 2) LOGIC<br>TOTAL NUMBER OF TEST SETUPS : 3<br>TOTAL NUMBER OF ASSERTIONS : 8<br>SHORTEST TEST SETUP : 1<br>LONGEST TEST SETUP : 3<br>SHORTEST CONJUNCTION : 1<br>LONGEST CONJUNCTION : 3   | t .      | TEST( 12              | ) STIMULUS (                     |                 |                   |             |
| TEST(14) STIMULUS(7) MEASUREMENT(1) ASSERTION(3) LOGIC<br>TEST(15) STIMULUS(8) MEASUREMENT(1) ASSERTION(1) LOGIC<br>DIAGNOSIS: 6<br>TEST(13) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>TOTAL NUMBER OF TEST SETUPS: 3<br>TOTAL NUMBER OF ASSERTIONS: 8<br>SHORTEST TEST SETUP: 1<br>LONGEST TEST SETUP: 3<br>SHORTEST CONJUNCTION: 1<br>LONGEST CONJUNCTION: 3  | (        |                       |                                  | 2) MEASUREMEN   | T( 1) ASSERTION   | ( 2) LOGIC( |
| DIAGNOSIS : 6<br>TEST(13) STIMULUS(7) MEASUREMENT(1) ASSERTION(2) LOGIC<br>TOTAL NUMBER OF TEST SETUPS : 3<br>TOTAL NUMBER OF ASSERTIONS : 8<br>SHORTEST TEST SETUP : 1<br>LONGEST TEST SETUP : 3<br>SHORTEST CONJUNCTION : 1<br>LONGEST CONJUNCTION : 3   | (<br>. · | TEST( 14              | ) STIMULUS(                      |                 |                   |             |
| TOTAL NUMBER OF TEST SETUPS: 3TOTAL NUMBER OF ASSERTIONS: 8SHORTEST TEST SETUP: 1LONGEST TEST SETUP: 3SHORTEST CONJUNCTION: 1LONGESTCONJUNCTIONSHORTEST: 3   |          |                       |                                  | 7) MEASUREMENT  | T( 1) ASSERTION(  |             |
| SHORTEST CONJUNCTION : 1<br>LONGEST CONJUNCTION : 3  |          | TOTAL NUP<br>Shortest | MBER OF ASSEI<br>TEST SETUP      |                 | : 8<br>: 1        |             |
| C  | ě,       | SHORTEST              | CONJUNCTION                      |                 | : 1               |             |
|  | C        |                       |                                  |                 |                   |             |

(

C

C

¢

C

C

C

Table 4.6 A2100 - Logic Optimization Report

B. NOPAL Tables For The Voltage Regulator and Time-Delay Circu

The failure dictionary for the circuit contains 54 failure modes. All applicable default (single catastrophic) failures a described in Section 3.2 are included. 9 failures are due to resistor shorts. It is assumed that the components and cabling of the interconnecting device cannot have any failures. The complete failure dictionary is contained in the accompanying computer tape and listings. It is not included in this report due to its length.

The binary and multiple valued diagnosis matrix and assertions tables are also not included in this report. In the reports there are 34 test setups and 84 assertions. On the ave there are 2.5 assertions per test.

The ambiguity report (Table 4.7) shows how 45 failure mode are isolated in 27 equivalence classes. The failures in each equivalence class have identical electronic behavior. In the no-diagnosis class (i.e. nominal) the open failure of zener did CR2103 could not be diagnosed. This is due to the fact that given the light loading of the circuit, the potentiometer can adjust the output to 16 volts. However the short failure of the zener can be isolated uniquely. The open failure of the capac: C2103 (0.01 $\mu$ F) could not be diagnosed because it is in paralle: with a relatively large capacitor C2102 (68 $\mu$ F) which has +-5% tolerance. It is not possible to distinguish between the open (class 10) and short (class 11) failures of diodes CR2104 and CR2105. These diodes are one of the same type and are connected

|             | U U          | X - AMBIGUITY |         | FLON PERCENTAGE | DES INCLUDED                                     |
|-------------|--------------|---------------|---------|-----------------|--|
|             |              |               | CLASS   | C UPULATIVE     |  |
| ,           | TENTECN      | -             |         |                 | ALL CO4PONENTS WOMINAL                           |
|             | N0-D146N0515 | S             | 6.8X    |                 | NOMIMAL (ALL_COMPS), OPEN(QDR2103), OPEN(C2103). |
|             | 2            | <b>e</b>      | 2.3%    | 2.3%            | 0P EN (9 D R 2 1 0 2 ) .                         |
|             | £            | 2             | 4 • 5 % | 6.8X            | SHORT (@DR2102), EC_SHORT (@Q2101).              |
| 4           | 4            | 7             | 15.9X   | 22.7%           | 101), BASE<br>102), Emit                         |
| 30          | 5            | 2             | 4.5%    | 27.5%           | E411_OPEN(002101), BE_SHORT(002101).             |
|             | 9            | 2             | 4.5%    | 31.6%           | UC_SHORT (842101), EC_SHORT (842102).            |
| - <b>--</b> | 7            | -             | 2 • 3 % | 34.1%           | bC_\$MORT(@@2102).                               |
|             | 60           |               | 2.3%    | 36.42           | ee_short (aa2102) .                              |
|             | ð            |               | 2.3%    | 38.6%           | SHORT (QDR2103).                                 |
|             | 10           | N             | 4.5%    | 43.2%           | 0PEN (ADR2104 ), OPEN(ADR2105).                  |
| · - · ·     | 11           | ~             | 4 • 5 X | *7 • 7 *        | SHORT (QDR2104), SHORT (QDR2105).                |

AMBIGUITY REPORT (PAGE 1)

|  |         | EQUIVALENCE                           | EQUIVALENCE   K-AMBIGUITY: ™A 5. | 2<br>0**><br>-J<br>Vi<br>*4<br>*-<br>M.                                    | <b>1 345 KCENTA\$E</b> 20°, <sup>°</sup> , 200, 200, 200, 200, 200, 200, 200, 20                       | AUO <sup>3</sup> ųJų <sup>2</sup> I <b>S</b> UOOS U×SJI×* |
|--|---------|---------------------------------------|----------------------------------|--|--|---|
| 12     2     4. b     m. 31     b     b     c     M. 121021.       13     1     2. x     y     53     0 p     c     c     c       14     1     2. 33     y     y     53     0 p     c     c     c       15     1     2. 33     53     53     c     c     c     c     c       17     1     2. 33     63. 63     63. 65     540 81 (G 20 2).       17     1     2. 33     63. 65     540 81 (G 20 2).       17     1     2. 33     63. 65     540 81 (G 20 2).       18     1     2. 33     65. 9     540 81 (G 20 2).       19     1     2. 33     0.5. 9     540 81 (G 20 2).       20     1     2. 33     0.5. 9     540 81 (G 20 2).   |         |                                       |                                  | CLASS  |  |   |
| 13     1     2. ×       14     1     2. 3 ×       15     1     2. 3 ×       15     1     2. 3 ×       16     2     4.5 ×       17     1     2. 3 ×       18     2     4.5 ×       19     1     2. 3 ×       19     1     2. 3 ×       20     1     2. 3 ×       21     3. 5 ×       21     2. 3 ×       23     5. 5 ×       10     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×       22     1       23     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×       21     2. 3 ×   | a — — — | · · · · · · · · · · · · · · · · · · · |                                  | II<br>II<br>II<br>II<br>II<br>II<br>II<br>II<br>II<br>II<br>II<br>II<br>II | 11<br>4<br>8<br>8<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9 | и так жи как и как и как и и и и и и и и и и и            |
| 14     1     2.3%     1     8.3%       15     1     2.3%     6.3,6%       16     2     4.5%     6.3,6%       17     1     2     4.5%       18     1     2     4.5%       19     1     2.3%     0.5%       20     1     2.3%     0.5%       21     3     2.3%     0.5%  |         | 13                                    |                                  | x  |  | OPEN (A 2 102 ).  |
| 15       1       2.3x       59.1x         16       2       4.5x       61.6x         17       1       2       4.5x       61.6x         18       1       2       1       65.9x       61.6x         19       1       2       1       65.9x       65.9x         19       1       2       1       2       65.9x         19       1       2       3x       65.9x       9         19       1       2       3x       65.9x       9         19       1       2       3x       9       9         19       1       2       3x       7       7         2       1       2       3x       9       9       9         2       1       2       3x       7       7       7       7         2       1       2       3x       7       7       7       7       7         2       1       2       3       1       2       7       7       7  |         | 14                                    |                                  |  |  | of En (R2103).  |
| 16     2     4.5%     6.9%       17     1     2.3%     65.9%       18     1     2.3%     65.9%       19     1     2.3%     65.9%       19     1     2.3%     0.5%       20     1     2.3%     7.0%   |         | 15                                    | -                                |  | 59.12  | open (CM 10 2 ) .   |
| 4 4 4 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7  |         | 16                                    | N                                | 4.5%   | 63.6%  | SHORT (C≅10 2), SHORT (C≅ 0 3).                           |
| 16 1 1 2.3x 6 <sup>6</sup> .W)<br>19 1 1 2.3x 0.5x P<br>20 2 1 2.3x 72.7t 7  |         | 21                                    | *                                | 2.3%   | 65.9X  | 1   |
| 1 2.3x 0<br>2 3x 0<br>2 3x 7<br>2 3x |         | 8                                     | **                               |  | M)<br>●<br>OL  | SHORT (9 % 106).  |
| 1 1 2.3x 72.7t<br>1 2.3x 75.0x   |         | 19                                    |                                  |  | <b>¥5</b> *<br>0   |   |
|  |         | 20                                    | -                                | 2.3%   | 12.75  | SHORT (C2104).  |
|  |         | 21                                    |                                  |  | 2° 2%  | 00EV (A2100).   |

4-3

( M UI 9 ~ J % L SO AU & ALMONT TAY

,

NOIGUITE REPORT (PAGE S)

4 •

|                      |             | *************** |                |                                       |
|----------------------|-------------|-----------------|----------------|---------------------------------------|
| EQUIVALENCE<br>CLASS | K-AMBIGUITY | FAULT ISOLAT    | ION PERCENTAGE | . FAILURE MODES INCLUDED              |
|                      |             | CLASS           | CUMULATIVE     |                                       |
| 22                   | 2           | 4.5%            | 79.5%          | OPEN(R2108), OPEN(R21D7).             |
| 23                   | 1           | 2.3%            | 81,8%          | COLL_OPEN (002103).                   |
| 24                   | 2           | 4.5%            | 86.4%          | BASE_OPEN(492103), EMIT_OPEN(992103). |
| 25                   | 1           | 2 • 3%          | 88.6%          | UC_SHORT (QQ2103).                    |
| 26                   | 1           | 2.3%            | 90.9X          | BE_\$HORT(QQ2103).                    |
| 27                   | 1           | 2.3%            | 93.2%          | EC_SHORT(QQ2103).                     |
|                      |             |                 |                |                                       |

٠

\*

4

4 ł ω 2

Table 4.7 A2100-Voltage Regulator and Time Delay Circuit Ambiguity Report (continued)

C FAULT ISOLATION SUMMARY ( DESIRED AND ACHIEVED LEVEL OF CUMULATIVE FAULT ISOLATION PERCENTAGE C C NUMBER K-AMBIGUITY DESIRED | ACHIEVED | CLASS | C C.F.I.P C.F.I.P. F.I. C 1 0.0% 36.4% 36.4% 1 16 1 ł ( 2 77.3% 40.9% C 53.0% 9 1 C. 3 50.0% 93.2% 0.0% ٥ 1 ŧ, 7 30.0% 93.2% 15.9% 1 ( C 45 27 NUMBER OF FAILURE MODES : NUMBER OF EQUIV. CLASSES : DESIRED LEVEL OF DIAGNOSIS: 100.02 Ę ACHIEVED LEVEL OF DIAGNOSIS: 93.2% FAULT ISOLATION IS NOT SATISFACTORY. C C C C Ć Table 4.7 A2100-Voltage Regulator and Time Delay Circuit

Ambiguity Report (continued)

C

in series. The failures could be isolated to a single diode if probing of their common connection point was allowed. Th open failure of resistor R2104 and thermistor RT2101 could r be distinguished from each other for the same reason.

The complete optimization report of the test setup is n included due to its length. Only the summary of the process is shown in Table 4.8. The tests selected in this optimizat phase exhibit a top-down fault isolation capability as discu in previous subsection. The process is initiated with 34 ca tests. Only 13 of these tests are sufficient to achieve the same level of fault isolation.

The final report (Table 4.9) shows how 37 assertions of 13 remaining tests can be used in conjunctions to select the diagnoses.

The selection of most of the diagnoses is very quick (in they depend only one or two assertions. But the selection of diagnoses such as diagnosis 5,9 and 27 are not obvious at all They can be selected only after performing 4 or 5 tests. If complicated selection logic had to be done manually, it would been very difficult to make the choices. These cases highling the benefits of automating the process. INDIVIDUAL AND JOINT ENTROPY VALUES

| SĉG    | STIM            | MEAS   | A\$\$E | ENTROPY        | JOINT ENTROPY |              |
|--------|-----------------|--------|--------|----------------|---------------|--------------|
| 23     | 21 <sup>-</sup> | · •    |        |                | ooini ininoii | EQUIV. CLASS |
| 10     | 10              | 3      | 58     | 1.084          | 1.084         | 3            |
| 13     | 13              | 1      | 23     | 1.011          | 2.035         | 7            |
| 33     | 25              | 1      | 31     | 0.803          | 2.703         |              |
| 16     | 16              | 1      | 79     | 0.614          | 3.199         | 11           |
| 34     | 26              | 1      | 39     | 0.725          | 3.599         | 15           |
| 18     | .18             | 1      | 82     | 0.605          | 3.912         | 19           |
| 17     | 17              | 1      | 45     | 0.825          | 4.206         | 22           |
| 6      | 6               | 1      | 42     | 0.455          | 4.465         | 25           |
| 19     | 19              | 1      | 12     | 0.361          | 4.546         | 29           |
| 20     | 20              | 1      | 48     | 0.133          | 4.622         | 30           |
| 1      | 20              | 1      | 50     | 0.361          | 4.694         | 31           |
| 21     | 21              | 1      | 1      | 0*455          | 4.755         | 32           |
| 2      | 2               | 1      | 53     | 0.310          | 4.755         | 33           |
| 3      | 3               | 1      | 4      | 0.361          | 4.806         | 34           |
| 4      | 4               | 1      | £      | 0.650          | 4.806         | 34           |
| 5      | 5               | 1<br>1 | i      | 0.614          | 4.806         | 34           |
| 7      | ·7              | 1      | 11     | 0.000          | 4.306         | 34           |
| 3      | 8               | 1      | 15     | 0.8c9          | 4.806         | 34           |
| 9      | 9               | 1      | 15     | 0.747          | 4.806         | 34           |
| 11     | 11              | 1      | 21     | 0.229          | 4.80S         | 34           |
| 12     | 12              | . 1    | ci     | 0.854          | 4.806         | 34           |
| 14     | 14              | 1      | 29     | 0.361          | 4.806         | 34           |
| 15     | 15              | 1      | 34     | 0.650          | 4.806         | 34 •         |
| 22     | 21              | 2      | 36     | 0.614          | 4.806         | 34           |
| 24     | 21              | 4      | 55     | 1.071          | 4.306         | 34           |
| 25     | 21              | 5      | d      | 0.310          | 4.806         | 34           |
| 26     | 22              | 1      | 63     | 0.361          | 4.806         | 34           |
| 17     | 22              | 2      | 66     | 0.31Q          | 4.806         | 34           |
| 28     | 22              | 3      | 6B     | 0.133<br>0.000 | 4.806         | 34           |
| 29     | 22              | 4      | 70     | 0.133          | 4.306         | 34           |
| 30     | 22              | 5      | 71     | 0.133          | 4.306         | 34           |
| 31     | 23              | 1      | 73     | 0.133          | 4.806         | 34           |
| 32     | 24              | 1      | 75     | 0.229          | 4.806 *       | 34           |
|        |                 |        | 77     | 0.223          | 4.806         | 34           |
|        |                 |        |        |                |               | 34           |
| OUT OF | 34 CAN          | DIDATE | TESTS  | 13 ARE RET     | AILED         |              |

OUT OF

1

ſ

ť

í

1

- {

C

С.

C

Ģ

(

Ċ

Table 4.8 A2100 Test Setup and Optimization Summary Report

|    | INP          |            | -                |             |            | LUEO DIAGI<br>SSERTIONS |              |          |          | D     |          |         |
|----|--------------|------------|------------------|-------------|------------|-------------------------|--------------|----------|----------|-------|----------|---------|
|    | NUMBE        | R OF       | TESTS            | COR         | ASS I      | ERTIONS)                | PER D        | IAGNO    | SIS WILI | L BE  | MINI     | MIZED   |
|    |              |            |                  |             |            |                         |              |          |          |       |          |         |
| D  | IAGN         | DSIS       | : 1              |             | • .        |                         |              |          |          |       |          |         |
|    | ESTC         | 55>        | STIMUL           | US C        | 21)        | MEASUREM                | IENTC        | 3)       | ASSERT   | LONC  | 1)       | LOGI CU |
| T. | ESTC         | 23)        | STIMUL           | US C        | 10)        | MEASUREM                | IENTC        | D        | ASSERT   | LONC  | 1)       | LOGICCS |
| Т  | STC          | 31)        | STIMUL           | USC         | 13)        | MEASUREM                | IENTC        | ĭ)       | ASSERT   | LONC  | 1)       | LOGICC  |
| Т  | ESTC         | 79)        | STIMUL           | US C        | 25)        | MEASUREM                | IENTC        | 1)       | ASSERT   | LONC  | 1)       | LOGICC  |
| T. | ESTC         | 39)        | STIMUL           | USC         | 16)        | MEASUREM                | IENTC        | 1)       | ASSERTI  | ONC   | 1)       | LOGICC  |
| T. | ESTC         | 52)        | STIMUL           | US C        | 26)        | MEASUREM                | IENTC        | 1)       | ASSERTI  | ONC   | 1)       | LOGICC  |
| T. | ESTC         | 42)        | STIMUL           | US C        | 17)        | MEASUR£M                | IENTC        | 1)       | ASSERTI  | ONC   | 1)       | LOGICC  |
| T  | SSTC         | 43)        | STIMUL           | US C        | 19)        | MEASUREM                | IENTC        | 1)       | ASSERTI  | ONC   | 1)       | LOGICC  |
| T) | ESTC         | 50)        | STIMUL           | USC         | 20)        | MEASUREM                | IENTC        | 1)       | ASSERTI  | ONC   | 1)       | LOGICC  |
| ъ  | IAGN         |            | : 2              |             |            |                         |              |          |          |       |          |         |
|    | ESTC         |            | : 2<br>STIMUL    | וופ מ       | 10)        | MEASUREM                |              | 1)       | ASSERTI  | ONG   | 1)       | LOGICC  |
|    | ESTC         | -          | STIMUL           |             |            | MEASUREM                |              | 1)       | ASSERTI  |       | 3)       | LOGICC  |
| -  | 1010         | 11)        | DIIMOL           | 000         | 10)        | MEROORER                |              | ± ,      | ADDERIJ  | -one  | 5)       | HOGICC  |
| D  | IAGN         | DSIS       | : 3              |             |            |                         |              |          |          |       |          |         |
|    | ESTC         | 24)        | STIMUL           |             | 10)        | MEASUREM                |              | 1)       | ASSERTI  | ONC   | 2)       | LOGICC  |
| T  | ESTC         | 40)        | STIMUL           | US C        | 16)        | MEASUREM                | IENTC        | 1)       | ASSERTI  | ONC   | 2)       | LOGIC   |
| ים | LAGNO        |            | 2 4              |             |            |                         |              |          |          |       |          |         |
|    | ESTC         |            | Z 4<br>STIMUL    | וופ מ       | 21)        | MEASUREM                | ENTO         | 3)       | ASSERTI  | ONG   | 2)       | тоатаа  |
|    | ESTC         |            | STIMUL           |             |            | MEASUREM                |              | 1)       | ASSERTI  |       | 2)<br>3) | LOGICC  |
|    |              | - , ,      | ~                |             | ±0)        |                         |              | ÷,       |          | ,     | 5)       | TOGICC  |
| D  | IAGNO        | SIS        | : 5              |             |            |                         |              |          |          |       |          |         |
| T  | ESTC         | 59)        | STIMUL           | USC         | 21)        | MEASUREM                | ENTC         | 3)       | ASSERTI  | ONC   | 2)       | LOGICC  |
| TI | ISTC         | 23)        | STIMUL           | US C        | 10)        | MEASUREM                | ENTC         | 1)       | ASSERTI  | ONC   | 1)       | LOGICC  |
| T  | ISTC         | 39)        | STIMUL           | US C        | 16)        | MEASUREM                | ENTC         | 1)       | ASSERTI  | ONC   | 1)       | LOGICC  |
| TI | ESTC         | 45)        | STIMUL           | US C        | 16)        | MEASUREM                | CNTC         | 1)       | ASSERTI  | ONC   | 1)       | LOGICC  |
| _  |              |            | _                |             |            |                         |              |          |          |       |          |         |
|    | LAGNO        |            | : 6              |             | 10)        |                         |              |          |          |       |          |         |
|    |              | 23)        | STIMUL           |             | 10)        | MEASUREM                |              | 1)       | ASSERTI  |       | 1)       | LOGICC  |
|    | ISTC<br>ISTC | 40)<br>45) | STIMUL           |             | 16)        | MEASUREM                |              | 1)       | ASSERTI  |       | 2)       | LOGICC  |
| 11 | 2210         | 45)        | STIMUL           | USC         | 18)        | MEASUREI                |              | 1)       | ASSERTI  | ONC   | 1)       | LOGICCS |
| D  | LAGNO        | SIS        | : 7              |             |            |                         |              |          |          |       |          |         |
|    | ESTC         | /          | STIMUL           |             |            | MEASUREM                | ENTC         | 3)       | AsserTj( | Dfo C | 1.)      | LOGICC  |
| T  | ESTC         | 47)        | STIMUL           | US C        | 1£)        | MEASUREM                | ENTC         | 1)       | ASSERTI  | ONC   | 3)       | LOGICC  |
| -  |              |            | -                |             |            |                         |              |          |          |       |          |         |
|    | LAGNC        |            | : 8              | 110 0       | 21 \       |                         | <b>ኮ</b> እጥጣ | 21       | ASSERTI  | ONG   | 21       | TOATAG  |
|    | ISTC<br>ISTC |            | STIMUL<br>STIMUL |             | 21)<br>25) | MEASUREM                |              | 3)<br>1) |          |       | 2)<br>3) | LOGICC  |
| 11 | 1010         | 51)        | DITRUL           |             | 20)        | MEASUREM                | ънтС         | 1)       | ASSERTI  | ONC   | 5)       | LOGICC  |
| DI | AGNO         | SIS        | : 9              |             |            |                         |              |          |          |       |          |         |
|    | STC          |            | STIMUL           | <u>пе (</u> | 21)        | MEASURÉM                | ĆNTC         | 3)       | ASSERTI  | ONC   | 2)       | LOGICC  |
|    | ISTC         | 24)        | STIMUL           |             | 10)        | MEASUREM                |              | 1)       | ASSERTI  |       | 2)       | LOGICC  |
|    | STC          | 31)        | STIMUL           |             | 13)        | MEASUREK                |              | 1)       | ASSERTI  |       | ī)       | LOGICC  |
| ΤF | STC          | 79)        | STIMUL           |             | 25)        | MEASUREM                |              | 1)       | ASSERTI  |       | 1)       | LOGICC  |
| ТВ | STC          | 45)        | STIMUL           |             |            | MEASURÉM                |              | 1)       | ASSERTI  |       | 1)       | LOGICCS |
|    |              |            |                  |             |            |                         |              |          |          |       |          |         |
|    | AGNO         |            | : 10             |             | 01 \       | NB3 400                 | TI 1 TO 7    | ~ `      |          |       |          |         |
|    | STC          |            | STIMUL           | -           | 21)        | MEASUREM                |              | 3)       | ASSERT   |       | 1)       | LOGICC  |
| ΤI | STC          | 3I)        | STIMUL           | US C        | 25)        | MEASUREM                | ENTC         | 1)       | ASSERTI  | ONC   | 3)       | LOGICCS |
| יח | AGNO         | SIS        | : 11             |             |            |                         |              |          |          |       |          |         |
|    | STC          |            | STIMUL           | USC         | 25)        | MEASUREM                | ENTC         | 1)       | ASSERTI  | ONC   | 2)       | LOGICCS |
|    | -            | ,          |                  |             | ,          |                         |              | _,       |          |       | -,       | 100100  |
| DJ | AGNO         | SIS        | : 12             |             |            |                         |              |          |          |       |          |         |

1-76

.

TEST (14) STIMULUS ( 6) MEASUREMENT ( 1) ASSERTION ( 3) LOGICCE ) DIAGNOSIS 13 • TEST( 59) STIMULUS( 21) MEASUREMENT( 3) ASSERTION( 2) LOGIC(& ) 1) 1) ASSERTION( 3) TEST( 3) STIMULUS ( MEASUREMENTC LOGIC(& ) DIAGNOSIS 14 : TEST ( 58) STIMULUS ( 21) MEASUREMENTC ASSERTION( 1) 3) LOGIC(2 ) **TEST( 25)** STIMULUS( 10) MEASUREMENTC 1) ASSERTION( 3) LOGIC(& ) 15 DIAGNOSIS : STIMULUS( 19) TEST( 47) **MEASUREMENT(** 1) ASSERTION( 2) LOGIC(& ) DIAGNOSIS 16 TEST( 45) STIMULUS( 18) 2) MEASUREMENT( 1) ASSERTION( LOGIC(& ) DIAGNOSIS 17 : **TEST( 31)** STIMULUS ( 13) 1) ASSERTION( 1) MEASUREMENT( LOGIC(& ) TEST( 44) STIMULUS( 17) MEASUREMENT( 1) ASSERTION( 3) LOGIC(& ) DIAGNOSIS 18 : TEST( 43) STIMULUS ( 17) MEASUREMENT( 1) ASSERTION( 2) LOGIC(& ) DIAGNOSIS 19 : TEST( 31) STIMULUS( 13) MEASUREMENT( 1) ASSERTION( 1) LOGIC(& ) TEST( 52) STIMULUS ( 20) MEASUREMENT( 1) ASSERTION( LOGIC(& ) 3) DIAGNOSIS 20 TEST( 59) STIMULUS ( 21) MEASUREMENT( 3) ASSERTION( 2) LOGIC(& ) TEST( 32) STIMULUS( 13) MEASUREMENT( 1) ASSERTION( 2) LOGIC(& ) DIAGNOSIS 21 2 **TEST( 33)** STIMULUS( 13) MEASUREMENT( 1) ASSERTION( 3) LOGIC(& ) TEST( 44) STIMULUS ( 17) 3) MEASUREMENT( 1) ASSERTION ( LOGIC(& ) DIAGNOSIS 22 STIMULUS( 13) TEST( 33) MEASUREMENT( 1) 3) ASSERTION( LOGIC(& ) TEST( 42) STIMULUS ( 17) MEASUREMENT( ASSERTION ( LOGIC(& ) 1) 1) DIAGNOSIS 23 : TEST( 31) STIMULUS( 13) MEASUREMENT( 1) ASSERTION( 1) LOGIC(& ) **TEST( 33)** STIMULUS ( 26) MEASUREMENT( 1) ASSERTION ( 2) LOGIC(2 ) DIAGNOSIS 24 TEST( 34) STIMULUS( 26) MEASUREMENT( 1) 3) ASSERTION ( LOGIC(& ) DIAGNOSIS 25 : **TEST( 24)** STIMULUS( 10) MEASUREMENT( 1) ASSERTION ( 2) LOGIC(2 ) TEST( 83) STIMULUS ( 26) MEASUREMENT( 1) ASSERTION 2) LOGIC(S ) DIAGNOSIS 26 : TEST( 23) STIMULUS ( 10) MEASUREMENT( 1) 1) ASSERTION( LOGIC(& ) TEST( 32) STIMULUS ( 13) MEASUREMENT( 1) ASSERTION( 2) LOGIC(8,) - × TEST( 83) STIMULUS( 26) MEASUREMENT( 1) ASSERTION( 2) LOGIC(& ) ----DIAGNOSIS • 27 TEST( 53) STIMULUS ( 21) 3) MEASUREMENT( ASSERTION( 1) LOGIC(g ) TEST( 24) STIMULUS ( 10) MEASUREMENT( 1) ASSERTION( 2) LOGIC(& ) TEST( 31) STIMULUS ( 13) MEASUREMENT( 1) ASSERTION( 1) LOGIC(& ) TEST( 39) STIMULUS( 16) MEASUREMENTC 1) ASSERTION ( 1) LOGIC(& ) TOTAL NUMBER OF TEST SETUPS 13 : TOTAL NUMBER OF ASSERTIONS : 37 SHORTEST TEST SETUP 1 : LONGEST .... TEST SETUP 9 SHORTEST CONJUNCTION 1 : A2100 Logic Optimization Report (continued) Table 4.9

#### 4.4 NOPAL Test Specifications

The most important and final output generated by the toppart of the system is the NOPAL test specification report. This report contains all the necessary information to generate an ATLAS program which effectively performs the selected tests and decides on the proper diagnoses. Figure 4.8 shows the NOPAL test specification for the filter subcircuit. The first 12 lines are directives to the code generation.

The first test specified uses an ohmmeter to make a resist measurement. The high side of the meter is connected to termin and the low side is connected to terminal 3 on the printed circ card. The resistance measured is stored in variable RA21\_2\_1. When the unit is working properly, it is expected to measure minimum 320 Kohm. The maximum measurement could be very high. The ohmmeter is programmed to use 2.8 volt (2800 mV) dc referen voltage source. The assertion requires that the nominal resist be greater than 319 Kohm. If the assertion is true, the nomin diagnosis is selected with a conjunction. If it is not, nothin is done. This situation is processed in another test module.

Test 2 refers to the resistance measurement which was made in Test 1. If the resistance measured is less than 319 Ko diagnosis 4 is selected; which in turn indicates that capacitor C2102 has shorted.

Test 6 makes a complex impedance measurement across termin 3 and 2. The magnitude of the impedance measured is available in variable ZA21\_3\_6. Minimum expected impedance is 170 ohms, the maximum is 390 ohms. 1 volt rms ac standard signal source used as reference. The impedance measurement is conducted at 1K hertz. If the impedance is 280+-109 ohms, then nominal

/• NOPAL TEST SPECIFICATION SOURCE INPUT, FILE: SAPL1ST \*/ il processor options specified: saplist, noxrcfi, code, seq\*£, ncxref2, nosource2, trace=4, De r NO. 1\* NOPAL TEST SPECIFICATION GENERATED BY VERSION 1.2 (OCTOBER 79) \*t AUTCMATED TEST DESIGN FOR ANALOG CIRCUITS DATE 12/19/79 TIMfc 17.42.22 1. \*i 1. \* i / -\*.J NOPAL SPECIFICATION A21C0 TEST 1 ; /• ISN \* ( 3, It 1i 1) •/ MEASUREMENT 1( 1) ; C0\*,J : < A 21\_2 t Ai1.3 > \* 2 3 OH\*KETER< RA21.2.1 CHK, 3.2EC5, 1.2£5fc, 2SCC) TARt: RA21^2.1 ; ASSERT: R^21\_2<sub>2</sub>1 > 3.19000E05 ; LCGIC < 1): & 1 ; 5 ć v \*\*\*\*\*\*\*\*\*\* 7 TEST 2 ; /• XSN \* < 4, 2<sub>f</sub> · 1, 2) \*/ ^EASL'REMENT 2< 2); AISERT: RA21\_/ 1 < 3.19C0CE05; LOGIC ( 23: ~& 4; 8 9 10 

 TEST
 3
 ; /\* 1SN s
 ( 12<sub>f</sub>
 7<sub>f</sub>
 1, 1) \*/

 MEASUREMENT
 3( 2)
 ;
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 <td 11 12 13 OH\*KET5R< f?A21^3.2 (iHMr 4.5EC2\* 7.5E02, 28CC) TARC: RA21.3.3 ; 13 ASSERT: R\*21^i33 \* 6.C1QCC5C2 -- 1.53CCGEC2 ; 14 LCGIC ( 2]: & 1 , & 2 ; 15 / \* \* \* \* \* \* TEST 4 ; /\* ISN 5 ( 13, 7<sub>t</sub> 1<sub>f</sub> 2) \*/ 1é. MEASUREMENT 4( 4) ; 17 ASCLRT: RA21.3.3 < 4.4?000E02; 18 LQGK ( 4): & t; 19 •\*\*•\*\*•\*\*•<\*••\*\*•;•\*\* 4\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* /\*\*\*\*\* TEST 5; /\*  $1SN = \langle 14_{f}, 7_{f}, 1, 3 \rangle$  \*/ MEASUREMENT 5 (5); ASSERT: R; 21\_3\_3 > 7.54G00E02; 20 21 22 23 TEST 6 ; /\* ISN = ( 15» &• 1f 1) \*/ MEASUREMENT 6 ( 6) ; 24 25 , A21 2 > = CUNJ: < A21 3 26 ZMETER(ZAZT\_3\_6 CHfc,\*C.17F02•0.39EQ3\*10OC, 100C) TARG: 2A21\_3.6; ASSERT: Z\*21\_i\_6 \* ;.&1C0CE02 •- 1.C9000E0\*; LCGiC t e): \*6 1 , & 5 ; 2é 27 23 TEST 7 ; /\* IS\* \* ( 17, 6, 1, 3) +t MEASUREMENT 71 7) ; 29 30 31 ASSIST: 2>?1\_3\_6 > 3.VCGOOE02 ; 32 LGGICC 7): -fc / % / 3;

> Figure 4.8 NOPAL Test Specification for A2100 Filter Subscircuit

| · • .      | /* UUT CCMPONENT FAILURE DICTIONARY */                |
|------------|---|
|            | /•  |
|            | /**************************************               |
| 33         | CCMF_FAIL 1: ALL_COMPS , FAILURE=NOMINAL , INDEX= 0 ; |
| 34         | COMP_FAIL 2: R2101 , FAILURE=OPEN , INDEX= 0 ;        |
| 35         | COMP_FAIL 4: C2101 , FAILURE=OPEN , INDEX= 0 ;        |
| 36         | COMP_FAIL 5: C21C1 , FAILURE=SHORT , INDEX= 0 ;       |
| 37         | COMP_FAIL 6: 4DR21C1 , FAILURE=OPEN , INDEX= 0 ;      |
| 38         | COMP_FAIL 7: GDR2101 , FAILURE=SHORT , INDEX= 0 ;     |
|            | /**************************************               |
|            | /* DIAGNESES AND SPECIAL MESSAGES *                   |
|            | /+ UIRGNUSES AND SPECIAL MESSAGES +                   |
|            | , -<br>_ /  |
| 39         | CIAGNOSIS 1:  |
| 39         | OPERATOR PESSAGE:                                     |
| 39         | AFFECTED COMPONENTS =                                 |
| 39         | NOMINAL (ALL_CCMPS) ,                                 |
| 39         | PRINT= GOOD_UUT ;                                     |
| 40         | CIAGNOSIS 2:  |
| 40 .       | CPERATOR PESSAGE:                                     |
| 40         | AFFECTED COMPONENTS =                                 |
| 40         | OPEN (F2101)  |
| 40         | PRINT= CONJUNCTION ;                                  |
| 41         | CIAGNUSIS 3:  |
| 41         | OPERATOR MESSAGE:<br>AFFECTED CCMPONENTS =            |
| 41         | OPEN (C2101)  |
| 41         | PFINT= CONJUNCTION ;                                  |
| 42 .       | DIAGNOSIS 4:  |
| 42         | OPERATOR MESSAGE:                                     |
| 42         | AFFLCTED COMPONENTS =                                 |
| 42         | SHORT (C2101) ,                                       |
| 42         | PRINT= CONJUNCTION ;                                  |
| 43         | DIAGNOSIS 5:  |
| 43         | OPERATOR PESSAGE:                                     |
| 43         | AFFECTED COMPONENTS =                                 |
| 43         | OPEN(GDR2101) ,                                       |
| 43         | PRINT= CONJUNCTION ;                                  |
| 44         |   |
| 44         | OPERATOR MESSAGE:                                     |
| 44<br>44   | AFFECTED COMPONENTS =                                 |
| 44         | SHORT (GDR2101)                                       |
| 45         | PRINT= CONJUNCTION ;<br>diagnosis 7:                  |
| 45         | OPERATOR VESSAGE:                                     |
| 45         | PRINT= BAD_LUT ;                                      |
|            | / * * * * * * * * * * * * * * * * * * *               |
| 4 <i>€</i> | MESSAGE CONJUNCTION:                                  |
| 46         | TEXT= POSSIBLE FAULTY COMPONENT(S), (() ;             |
| 47         | MESSAGE NODIAGNOSIS:                                  |
| 47         | TEXT="FOLLOWING FAILURES (INCLUDING NOMINAL CASE)",   |
| 47         | "WERE NOT DIAGNOSABLE","(C)" ;                        |
|            |   |

Figure 4.8 NOPAL Test Specification for A2100 Filter Subcircu (continued)

. . . . . . . . . . **4S** PESSfiliE GOG£\_UUT: 48 TEXT\*"\*\*\*\* GOOD UUT \*\*\*\*\*\* ; 49 MESSAGE BAD UUT: 49 TEJT\*'\*\*\*\* BAD UUT \*\*\*\*\* ; /\* /• UUT AND ATE FUNCTIONS / • . FUNCTION: NOMNAL t TYPE = ft PAR AFT - < COMP tS REAL) ; 50 TYPE \* f, PARAM = (COMP, S REAL) ; 51 FUNCTION : OP £N , TYPE ✔ F, PARAM\*<COMP,S READ ; FUNCTION: SHCRT 52 FUNCTION: OHI\*METER, FUNCTION TYPE ' M, PINS \* 2, 53 PAKAP\_1 \* (RESISTANCE, T REAL, LIMIT \* (OHM, 1CE6\* O>)» 53  $PARAP^{*}_{2} \ll (MN.RtS, S REAL, LIMIT = (Oh^{*}, 1CEtf, O),$ 53 PARAJ\*2- \* CPAX^R'cS, S REAL, LIKIT s (OhK, 10fc£, C)>, 53 53 P4RA.\*% \* <R£F~VCLT, S RIAL, Li^IT \* (fcVOLT, tu£3, -10£3>), COrtFgNITS a 'AUTOKANGING OHMMETER\*; 53 FINC TICN: VOLTMSTER, FLNCT10N TYPE = ^, 'rPINS » 29 54 54 PARA^^I \* (VCLTAbE, T REALt LIKIT <sup>\*</sup> (VGLT, 2C0, -200)), COKMINTS S 'AUTOHANGING VOLTMETER, WIDTH U6,7M\$EC, 10Q0 SAPPtES'; 54 FUNCTION: AMFMETER . FUNCTION 7YPC \* rt, ~PIN\$ \* 2, PA»A\*\_1 « (CIRKENT, T REAL, LIMIT \* (AMP, 9, -9)), 55 55 COMMATTS « CURRENT THROUGH THE POBER SUPPLY - ESUPPLT"; 55 FUNCTION: ZMCTER, FUNCTION TYPE \* M, \*PINS \* 2. 56 PARA^\_1 = (C^PLX\_WIMP, T REAL, LIMIT \* (CHW, 10E3, 0)), 56 PAftA»32 \* (FIN.I^P» S REAL, LIMIT = <Oh!% 1Ccd, C)), **S6** PARA $f^{s}$  ("AX^1HP, S REAL, LIMIT « (Oh^, 1C^6, C))» PARAI-% <sup>s</sup> (PfF^VCLT, S REAL, LI\*1T \* (VOLT, 7, 0)), 56 56  $PARA! \ge 5 = (FH^{T}E < .U^{T}CY, S REAL, LIMIT * (HZ, 12E2, 10)),$ 56 COM^ETITS = 'AUTOTANGING COMPLEX IMPEDANCE - FAGNITUOS METER'; 56 FUNCTION: ESIPPLY, FUNCTION TYPE = S, ^PINS \* ^, 57 PARAF-^1 s (VCLTAbf, S REAL, LIKIT = (VCLT,  $lt_g$  0)), 57 PAKA^2^ S CIIST\_StS, S REAL LIMIT - (OHM, 4, Q)) 57 COMMENTS \* '@hc"h SUPPLY - OC?A, MAX 9AMP, 1 ^T.BR ES IGNORED\*; 57 ۸ \* 1.\* UUT TEST TERMINALS /\* /\*\*\*\* ft\*\*\*\*\*\*\*-\*\*-58 UUT^POIN'T: Ac1^3 9 CONNECTORS JS ) : /\* G^OUNO 59 UUT POINT: A 21 X , CCNNECTOR=( J8 > ; /•J^ 60 UUT\_PCINT: A^1.2 > CONNECTO«=s( J8 ); /ft ----- 4---- 4----1\* ENO CF NOPAL TFST SPECIFICATIONS 1\* ENOA710C d1 CPROR/WAR SING MESSAGES GENERATED DURING NOPAL SYNLAX ANALYSIS: ο, • STATISTICS \* NO. OF SAP ERRORS \* HO. OF WARNINGS = 0 , NO\* OF STATEMEf

Figure 4.8 NOPAL Test Specification for A2100 Filter Subcircuit (continued)

agnosis is selected. If a higher than 390 ohms is measured ther capacitor C2101 or resistor R2101 could be open.

Following the test modules, UUT components and their failure nctions are listed. Failure number 3 (short of R2101) is itted since this class of failures were considered unlikely d dropped from analysis. The diagnoses identify the affected mponents and issue a message when they are selected.

The UUT and ATE functions define and describe the function I their parameters. These functions were described in Section 3.3 The NOPAL test specification for the voltage regulator and ne delay circuit is similar to the specification described ove. It is not listed in this report due to its length. A py of the listing is available on the accompanying computer tape.

## 4.5 ATLAS Program

The bottom part of the NOPAL system generates ATLAS progra from NOPAL specification. Figure 4.9 is an ATLAS compiler list of a program used to test the filter subcircuit. In the beginn of the program, test module, diagnosis, and affected component names are uniquely identified with an index. Then, a number of system variables and constants are declared. A disk file named "UPCX21" (included during compilation) contains the actual DIU pin assignments to the test point names used in the NOPAL speci cation. Another disk file named "UPFLBS" (also included during compilation) contains the ATLAS function library of all the fur used in the specification. "AFF-COMP.PRINT" is a utility proce which points the failure name of a component for given subscrip "UPFIP" is another disk file which contains utility procedures keep track of the fault isolation state. These procedures are not essential to the execution logic of the program. They mere provide a fault isolation status summary upon program terminati

Each diagnosis in the NOPAL specification becomes a diagno procedure in the ATLAS program. In the beginning of the proced there is a check to determine whether or not the diagnosis is actually selected. This check is done only for those diagnoses which are selected by conjunctions. If it is a diagnosis selec unconditionally or by disjunction, this code is omitted. Then there are a few lines of code which keep track of the affected components. Finally the text of the message to operator is iss This code is omitted if there is no message in the diagnosis.

Each test module in the NOPAL specification becomes an ATI test procedure. First, a number of system flags are set. Then

| 12/13/79 | AN/USM 410 (XE 3) PEV 1.02                     | PAGE   | 1   |
|----------|--|--------|-----|
| 1:       | PEGIN EQUATE PROGRAM "AP100-SMALL" S           |        |     |
| 5: C     | NAMES INDEX                                    |        |     |
| 3: C     | *** TEST MODULES ***                           |        |     |
| 4: C     | 'TEST.9' 1                                     |        |     |
| 5: C     | 'TEST.10' 2                                    |        |     |
| 6: C     | 'TEST.11' 3                                    |        |     |
| 7: C     | 'TEST.12' 4                                    |        |     |
| 8: C     | 'TEST.13' 5                                    |        |     |
| 9: C     | 'TEST.14' 6                                    |        |     |
| 10: C    | 'TEST.15' 7                                    |        |     |
| 11: C    |  |        |     |
| 12: 0    | *** DIAGNOSES ***                              |        |     |
| 13: C    | 'DIAG.1' 1                                     |        |     |
| 14: C    | 'DIAG.4' 2                                     |        |     |
| 15: C    | 'DIAG.6' 3                                     |        |     |
| 16: C    | 'DIAG.2' 4                                     |        |     |
| 17: C    | 'DIAG.5' 5                                     |        |     |
| 18: C    | 'DIAG.3' 6                                     |        |     |
| 19: C    | 'DIAG.7' 7                                     |        |     |
| 20: C    |  |        |     |
| 21: C    | *** AFFECTED COMPONENTS ***                    |        |     |
| 55: C    | SHORT (ADR2101) 1                              |        |     |
| 23: C    | OPEN (QDR2101) 2                               |        |     |
| 24: C    | SHORT(C2101) 3                                 |        |     |
| 25: C    | 0PEN(C2101) 4                                  |        |     |
| 26: C    | SHORT (R2101) 5                                |        |     |
| 27: C    | OPEN(R2101) 6                                  |        |     |
| 28: 0    | NOMINAL (ALL-COMPS) 7                          |        |     |
| 30: C    | \$   |        |     |
| 30: C    | DECLARATIONS OF SYSTEM VARIABLES S             |        |     |
| 31:      | DECLARE DIGITAL, LIST, SYS.DIAG-FLAG'(7) S     |        |     |
| 35:      | DECLARE DECIMAL, 'SYS.S-TIME' S                |        |     |
| 33:      | DECLARE DECIMAL, 'SYS.D-TIME' S                |        |     |
| 34:      | DECLARE DECIMAL, 'SYS.DUMMY' S                 |        |     |
| 35:      | DECLARE DECIMAL, 'SYS.NAME' S                  |        |     |
| 36:      | DECLARE DECIMAL, LIST, SYS. #TESTS IN CONJ'(7) | S      |     |
| 37:      | DECLARE DIGITAL, LIST, 'SYS.TEST-FLAG'(7) 3    |        |     |
| 38:      | DECLARE DIGITAL, 'SYS.FLAG' S                  |        |     |
| 39:      | DECLARE DIGITAL, 'SYS.ASRT-FLAG' S             |        |     |
| 40:      | DECLARE DECIMAL, 'SYS.TIM', 'SYS.TIME' S       |        |     |
| 41:      | DECLARE DECIMAL, LIST, 'SYS.CLOCK'(6) S        |        |     |
| 42:      | DECLARE DECIMAL, 'SYS.I' S                     |        |     |
| 43:      | DECLARE DIGITAL, 'SYS.Y/N' S                   |        |     |
| 44:      | DECLARE DIGITAL, 'SYS.STATE' S                 |        |     |
| 45:      | DECLARE DIGITAL, 'SYS.SELECT' S                |        |     |
| 46:      | DECLARE DECIMAL, LIST, 'AFF-COMP.NAME'(1) \$   |        |     |
| 47:      | DECLARE DIGITAL, LIST, 'AFF-COMP.SELECT'(1) S  |        |     |
| 48:      | DECLARE DECIMAL, LIST, 'AFF-COMP.WHERE'(7) S   |        |     |
| 49:      | DECLARE DIGITAL, LIST, "AFF-COMP.STATE"(7) S   |        |     |
| 50:      | DECLARE DECIMAL, 'AFF-COMP.TEST' \$            |        |     |
| 51:      | DECLARE DECIMAL, 'AFF-COMP.COUNT' S            |        |     |
| 25:      | DECLARE DIGITAL, 'AFF-COMP.CHANGE' S           |        |     |
| 53: C    | *** CONSTANTS *** S                            |        |     |
| 54:      | DEFINE 'SYS.SELECTED' , B'10' S                |        |     |
| 55:      | DEFINE 'SYS.NOT SELECTED' , B'01' S            |        |     |
| 56:      | DEFINE 'SYS.NOT TESTED', 8'00' \$ Figure       | 4.9 AT | LAS |
| 57:      | DEFINE 'SYS.TESTED', B'10' S For A210          |        |     |
| 58:      | DEFINE (SYS.SKIPPED) , B(01) S                 |        |     |
| 59:      | DEFINE 'SYS,#DIAGS' , 7 S                      |        |     |
| 50:      | DEFINE 'SYS.#TESTS' , 7 S                      |        |     |

```
2
12/t3/7«
            AM/USM aiO (XE 3) PEV 1.02
                                                                        PACE
 61:
                DEFINE 'SYS .. TRUE' , B'l' S
:55
                DEFINE 'SYS..FALSE' , B'O' %
 63:
                DEFINE 'SYS..OONT KNOW, B'OO' ^
                OFF IME 'SYS.. IS', B'rt 01. *s
 64:
                DEFINE 'SYS, IS «MOT', o<sup>#</sup>010<sup>#</sup>
 65:
                                                «
                OEFIVE 'SYS .. MAY 9E', *'Olt' «
 661
                DFFtME 'SYS,, MAY RF MOT', PMOO' 5
 67:
                DEFINE 'SYS'COMPONEMTS',7 5
 68:
 69: C
           ULT POINT DEFINITIONS
           FOLLOWING DISK FILE SHOULD CONTAIN THE
 70: C
           MISSING EQUATE/UUT Pitt * Oly ASSIGNMENTS* $
 71; C
 72:
                INCLUOE "UPCX21" S
 73:
            A2100
                     JUT CONNECTIONS S
     C
            f^ (Tf? ŢNÉ C
 74:
                     'A21-1',, 525
 75:
            n fs*tr T ^ P*
                     'A21-?',- 515
 76:
                     'A21-3'ir ^os
            DEFINE
 77:
            OEFIN'F
                     'A2i-a',, 595
                     'A21-5',. 61$
 781
            DEFINE
                     '421-*.',, *>3S
 79:
            DEFINE
 801
                     'A21-7',, ?5s
            DEFINE
 A1:
            DSFIME 'A21-8',, 515
 851
                     'A21-"'(r 315
            DEFINE
 83° C
                     '5N0',
                                                        CIPC'JIT S
            OFFIMf
                               MS
                                     C FOP THE Mi IN
 84:
                     'GNO',
                               505
                                     C FOP THE SMALL CIRCUIT $
            DEFINE
     C
 85:
           MAC«?O DEFINITIONS $
     C
                DEFINE 'PRT,.TIME', 'SYS.CLOCK'CD, • «*:",
 861
 87:
                        '$Y$_CLOCK'(2), "##:", 'SY$_CLOCK'(3), "##" s
 A8: C
           DECLARATIONS FOR USFR DEFINED GLOPAL VAPIABLES
                                                                     -5
 89:
                OECLAPE DECIMAL,
                                     '9*21-3-9'
                                                   S
                                     "RA21-3-11"
 90:
                OECLAPE DECIMAL,
                                                    -8
                                     'ZA21-3-14'
 91:
                OECLAPE DECIMAL,
          SYSTEM UTILITY ROUTINES
 92: C
                                         S
 93:
                DEFTNE PROCEDURE, 'GET.TI'E' S
 941
                  PEADCTINE 'SYS.CLOCN'CD ALL), SYS-CLOCK 5
                   SYS.TI«E' s 3600*'SYS#CLOCK'fn + 60*'SYS.CLOC^'f2)
 95:
                           18YS_CLOCK1(3) S
 96:
 97:
                END 'SET.TIME' S
 981
                DECLARF DECIMAL, 'SYS#DEC.01' «
 99:
                DECLARE DECIMAL,
                                    'SVS#DFC.02' S
 00: CS
 01: C
           USER PEFIMED ATE FUNCTIONS $
 02: CS
 03:
                INCLUDE "UPFL^S<sup>11</sup> $
 94:
       OEFINE
                PPOCEDURE, 'OHMMETEP'S
 05:
          DECLARE OECIMAL,
                              'OHMMETFP.PRM01',
 06:
                 '0HMMET£R*PRM02','0HMMETEP•<sup>P</sup>P^03','0HMMpTEP*PRM0a ',
                 'OHMMETER.RES', 'OHMMETEP#MAX', *r»HMMPTFR#LL ', 'OHMMETEP.IU
 07:
                <sup>#</sup>QWMMPTFR<sub>#</sub>LAST', 'OHMMETFR<sub>#</sub>COUNT', 'OMMMC<sub>T</sub>CP<sub>mL</sub>p j •<sub>9</sub><sup>#</sup>nMMETi;
 08:
 04:
                 'OHMMETEP.CNX01', 'OHMMETEP.CNvQ?*S
 10:
          DECLARE DECIMAL, LIST, 'QHMMgTEP.PNS'(5) 5
 11:
         'OHMMETER_RNG'(1) = 0 s
 12:
         'OHMM?TFR<sub>#</sub>PMG'C2) s 3999
                                            "OHMMETER . PNIS (13) * 39999 $
                                        S
 13:
         'OHMMETER.RNG'(4) = 399999 5 'OHMMETER.RNG'(5) =
                                                                    1E6 8
         •OHMMETFR.LAST' s •! 5
 14:
 15:
      10 'OH«*METEP«COUMT' s 0 S
          COMPARE 'OHMMETEP.PR<sup>M</sup>O^'<sub>f</sub> LT 4000 %
                                                      GOTO STEP
                                                                   11 IF MQGO 5
 16:
                  •OHMMETEP.LRI' * 2 « GOTO STrp ]a %
 17:
      It COMPARE 'OHMMPTEP.PRMO?', LT 40000 S GOTO STEP 12 IF MOGO S
 181
                 •OHMMPTFP.LPT' s 3 S GOTO STE<sup>P</sup> 1<sup>^</sup> $
 19:
          CO<sup>M</sup>PAPF *OHMMET?P<sub>#</sub>OP^OP<sup>'</sup><sub>B</sub>. LT annnnn ^ COTO etto et t
     12
 201
```

```
'OHMMETER_LRT' = 4 $ GOTO STEP 14 $
:
             'OHMMETER.LRI' = 5 S
2: 13
      COMPARE 'OHMMETER, PRM03', LT 4000 & GOTO STEP 15 IF NOGO S
5: 14
             'OHMMETER.URI' = 2 & GOTO STEP 18 &
1:
      COMPARE 'OHMMETER, PRM03', LT 40000 S GOTO STEP 16 JF NOGO S
::
  15
             'OHMMETER.URI' = 3 $ GOTO STEP 18 $
;:
      COMPARE 'OHMMETER.PRM03', LT 400000 & GOTO STEP 17 IF NOGO S
1: 15
1:
             'OHMMETER, URI' = 4 5 GOTO STEP 18 5
             'OHMMETER URT' = 5 S
17
       'OHMMETER.MAX' = 'OHMMETER.RNG'('OHMMETER.LRI') 5
):
  18
       COMPARE 'OHMMETER.CNX01' + 'OHMMETER.CNX02', LE 200 8
:
           GOTO STEP 19 IF GO S
2:
        DISPLAY "PROBE HI ", 'OHMMETER.CNX01', "### LO ", 'OHMMETER.
5:
       MONITOR (RES 'OHMMETER. PRMO1' OHM), IMPEDANCE,
1:
              REF-VOLTAGE 'OHMMETEP.PRM04' MV, RES MAX 'OHMMETER.MAX'
::
, :
              CNX PROBE S
' :
        'OHMMETER COUNT' = 1 S
       GOTO STEP 21 S
1:
        INITIATE (RES 'OHMMETER.PRM01' OHM), IMPEDANCE,
1:
  19
              REF-VOLTAGE 'OHMMETER.PRM04' MV, RES MAX 'OHMMETER.MAX'
):
              CNX HI 'OHMMETER.CNX01' LO 'OHMMETEP.CNX02'S
. :
      READ (RES 'OHMMETER.PRMO1' OHM), IMPEDANCE $
  50
1
::
      'OHMMETER.COUNT' = 'OHMMETER.COUNT' + 1 S
      COMPARE 'OHMMETER.PRM01', GT 10E6S GOTO STEP 21 IF GO S
1:
       COMPARE ABS(('OHMMETER.PRM01'-'OHMMETER.LAST')/'OHMMETER.PRM01
;:
      "OHMMETER.LAST"="OHMMETER.PRM01'S GOTO STEP 20 IF NOGOS
,:
' :
       RECORD 'AFF-COMP.TEST', "TEST ##: ",'OHMMETER_PRM01'/1E3,
  21
         "########## KOHM, ",'OHMMETER.PPM04',"#### 'WV, ",
('OHMMETER.MAX'+1)/1E3, "#### KOHM, ",'OHMMETER.COUNT'," ## '
1:
1:
         "CNX(", 'OHMMETER.CNX01', "##, ", 'OHMMETER.CNX02', "##)"$
1:
       COMPARE "OHMMETER. PRMO1",
:
              UL 'OHMMETER.RNG'('OHMMETER.LRI') $ GOTO STEP 22 IF GO
!:
;:
      'OHMMETER.LRI' = 'OHMMETER.LRI' +1 <
1:
       COMPARE 'OHMMETER.LRI', GT 'OHMMETER.URI' + 0.5 $ GOTO STEP 18
::
  55
       REMOVE DC-STD &
: :
       END 'OHMMETER'S
':
  INE PROCEDURE, 'ZMETER'S
DECLARE DECIMAL, 'ZMETER.PPM01',
1 🕄
   DEFINE
1 :
            'ZMETER.PRM02', 'ZMETER.PRM03', 'ZMETER.PRM04', 'ZMETER.PRM05
:
            'ZMETER.RES', 'ZMETER.MAX', 'ZMETER.LL', 'ZMETER.UL',
:
            'ZMETER.LAST', 'ZMETER.COUNT', 'ZMETEP.LRI', 'ZMETER.UPI',
            'ZMETER.CNX01', 'ZMETER.CNX02'S
:
      DECLARE DECIMAL, LIST, 'ZMETER.ARG'(3), ZMETER.RNG'(5) $
;
      'ZMETER_RNG'(1) = 0 $
:
      'ZMETER.RNG'(2) = 3600
                                   'ZMETER.RNG'(3) = 36000 $
                               $
:
      'ZMETER_RNG'(4) = 360000 $
                                   'ZMETER RNG'(5) =
:
                                                        156 $
      'ZMETER.LAST' = -1 $
:
  30 'ZMETER.COUNT' = 0 S
1
:
       COMPARE 'ZMETER.PRMOZ', LE 3600 S GOTO STEP
                                                        31 IF NOGO S
             'ZMETER.LRI' = 2 $ GOTO STEP 34 $
      COMPARE 'ZMETER.PRMO2', LE 36000 $ GOTO STEP 32 IF NOGO $
  31
:
             'ZMETER.LRI' = 3 $ GOTO STEP 34 $
:
       COMPARE 'ZMETER.PRMO2', LE 360000 S GOTO STEP 33 IF NOGO S
:
  35
             'ZMETER LRI' = 4 $ GOTO STEP 34 $
:
             'ZMETER.LRI' = 5 5
  33
:
       COMPARE 'ZMETER, PRM03', LE 3600 5
  34
                                            GOTO STEP
                                                        35 IF N060 $
      'ZMETER.URI' = 2 $ GOTO STEP 38 $
COMPARE 'ZMETER.PRMO3', LE 36000 $ GOTO STEP 36 IF NOGO $
  35
             'ZMETER URI' = 3 $ GOTO STEP 38 $
```

PAGE

3

13/79

AN/USM 410 (YE 3) REV 1.02

```
COMPARE <sup>#</sup>ZVETEP.PPM03', LE 3*0000 « GOTO *TF» ?7 IF MHGD *
36
            'ZMETER.URI' s a S GOTO STFP 3* ?
            '7<sup>M</sup>£TE*.iJPI' = 5 n
37
33 'ZMETER.M4X' * 'Z"ETE*.PMG'C'ZMETFP.LRI') <5
   COMPARE 'ZMETFP<sub>#</sub>C*X01' * *ZMETES.C\»X02', LE 200 $
       GOTO STEº 3<* IF GO S
       DISPLAY "PROBE HI ", '7METER.CMX01', "*** LO ", 'ZM£T£P.CNX03<sup>(</sup>
  MONITOR fIMP <sup>#</sup>7MPTEP, APG<sup>#</sup> f!) OMM-DEG-H75, IMPpoAMCE#FPEO <sup>#</sup>ZV£TEP.P«
           PEF-VOLTAGE <sup>#</sup>ZMETER<sub>#</sub>PPM04<sup>#</sup> MV<sub>#</sub> IMP MAy <sup>#</sup>7MFTER<sub>#</sub>MA*' HHM,
           CVX HT <sup>#</sup>Z<sup>M</sup>ETEP.CNX01' LO <sup>#</sup>ZMFT£P.C^XO? V?
    'ZMETEP.COUNT' 2 1 $
     ^OTO STEº ai 5
39 INTTTATECIMP <sup>#</sup>£<sup>M</sup>ETEP.APG*(1) OHM-OFS-HZ), TMPEDANCF#FREO '7MPTEP.P
            °EF-VOLTAGE 'ZMFTE'.PP'Oa' Mv, IMP MAX <sup>#</sup>ZMST£*#MAX<sup>#</sup> OH",
            CNX HI <sup>#</sup>7M£TER.CW01<sup>#</sup> LO 'Z^ETFP<sub>#</sub>CMvr»?•5
    PEAO CTMP. <sup>#</sup>ZM£TEP.APG*fl) OHM-OEG-HZ), IMPEDANCES
ao
    '7METER.PPM01" s *ZMETEP#4PG"f1) •«
    'ZMETER.COUNT' s <sup>#</sup>ZM£TEP<sub>#</sub>COUMT<sup>#</sup> • 1 s
     COMPARE 'ZMETER.PPM01<sup>#</sup>, GT 10E6S GOTO STFP ai IF GO S
     cf)MPARP A8^(t*7METER_PPM01'-'ZMf-TEP.LAST') / '7METEP.PSM01<sup>#</sup>) * LE 1
     ZMETER,LAST<sup>#</sup>s'ZMETEP.PPMCl'S GOTO STEP 40 IF NOGOS
     PECOPO <sup>#</sup>AFF-CdMP<sub>#</sub>TFST<sup>#</sup>,-TEST **1 ",'Z^ETFR.PPMOI VIF3r
at
        "##,### KOHM,","ZMETEP.ARG"(2),"### DEG, ",
        'ZMETER.ARG'(3),"#### HZ, ↔, 'ZME-TEP.PPMOa', "unuu MV, '
        f 'ZMETER.MAX')/lE3f "#**.* KOHMf ", 'ZMETFP.COUNT<sup># rt</sup> «f TIMES,
        "CMtf"#<sup>#</sup>7M£tER*CNX01*,»**,*, *Z^ETEP.C^XO?<sup>#</sup>, "**) "S
               <sup>#</sup>ZMETEP<sub>#</sub>PRMOt*<sub>9</sub>
     COMPARE
             1 #ZMPTEP.RMG<sup>#</sup>f<sup>#</sup>7METEP*LPI<sup>#</sup>) « GOTO STEP a2 IF GO S
    <sup>•</sup>7METER.LRI' s 'ZM£TER<sub>#</sub>LPI<sup>#</sup> >1 S
     COMPARE 'Z<sup>M</sup>£T£R<sub>#</sub>LRI'# GT <sup>#</sup>ZMETEP*UPIV • 0<sub>#</sub>5 % GOTO STEP 33 IF WO
42
     P£M0V£ AC-STD "$
     ENO 'ZMETER'S
                                         PROCEDURE, 'VOLTMFTER' S
  DEFINE
DECLARE DECIMAL, 'VOLTMETER.PRMO1', 'VOLTMETER.RFS<sup>#</sup>,
                   'VOLTMETER.CMX01', 'VOLTM£TEP#rMXO2'S
      MEASURE (VOLTAGE 'VOLTMETER.RES' V),
              OC-SIC«MAL#OELAY 0.1 SFC,
              CMX HI 'VOLTMETFR.CMV01'
              LO 'VOLTMETER.CMX02' J
70
     MEASURE (VOLTAGE 'VOLTMETER.PRM01 ' V),
              OC-SIGWAL, DELAY 0.1 SEC,
              C^X HI 'VOLTMETER.CMX01'
              LO 'VOLTMETER.C'XO?' S
 COMPARE ARStC'VOLTMETER.PRM01'-'VOLTMETFR.RES')/'VOLJMETEP.PPMQt<sup>#</sup>),
            LE 0.00555
 GOTO STEP 70 IF MOGOS
RECOPO 'AFF-COMP.TEST', "TEST **: MEA^UPEO «, 'VOLTMETER.PRMO1 •,
         *U_{9}UU * V, CMX HI *,
         'VOLTMETER.CNXO1', ** LO ", 'VOLTMFTER.CNXO?*, ** .<sup>tt</sup> $
 E^O 'VOLTMETER' S
DEFINE PROCEDURE, *ESUPPLY' $
DECLARE DECIMAL, 'ESUPPLY.ºPMOt', 'ESUPPLY#PRM02', 'ESUPPLY#RFS',
        'ESUPPLY.CNX01', 'ESUPPLY.CNX02's
REMOVE 0C2AS
APPLY OC-SIGWAL DC2A, VOLTAGE 'FSUPPLY.PRMQ1 ' V,
        CMX HI 'ESUPPLY.CNXOt ' LO 'ESUPPLY.CWVQ?' S
RECORD 'AFF-COMP.TFST', "TEST *#z APPLIED DC2A, ",
'ESUP<sup>P</sup>LY<sub>#</sub>PRM01<sup>0</sup>, "U<sub>m</sub>ttn* V* CMX HT •.
                                                                     page 4-47
```

```
13/79
        AN/USM 410 (XE 3) REV 1.02
                                                             PAGE 5
          'ESHPPLY_CNX01',"# LO ",
::
2:
          "ESUPPLY_CNX02","# ... S
;:
    MEASURE (CURRENT 'ESUPPLY PES' A),
1:
      DC-SIGNAL, DELAY 0.1 SEC. CNX DC2A S
;:
     SECURD "
                       MEASURED ", 'ESUPPLY RES',
                                                     "#_#### AMPS THRIL
   END 'ESUPPLY' S
. :
DEFINE PROCEDURE, 'AFF-COMP.PRINT'S
1:
           COMPARE 'SYS.I', LT 2 S GOTO STEP 305 IF NOGO S
   300
1
           RECORD 'AFF-COMP.COUNT', "###: SHORT(QDRP101)"S GOTO STEP
           COMPARE 'SYS.I', LT 3 S GOTO STEP 310 IF NOGO S
:
   305
           RECORD "AFF-COMP.COUNT", "####: OPEN(ODR2101) "$ GOTO STEP 3"
::
           COMPAPE 'SYS.I', LT 4 5 GOTO STEP 315 IF NOGO S
:
   310
:
           RECORD 'AFF-COMP.COUNT', "####: SHORT(C2101)"S GOTO STEP 335
           COMPARE 'SYS.I', LT 5 $ GOTO STEP 320 IF NOGO $
:
   315
           RECORD 'AFF-COMP.COUNT', "###: OPEN(C2101)"S GOTO STEP 335
:
:
   320
           COMPARE 'SYS.I', LT 6 S GOTO STEP 325 IF NOGO S
           RECORD 'AFF-COMP.COUNT', "###: SHORT(R2101)"$ GOTO STEP 335
:
:
           COMPARE 'SYS.I', LT 7 5 GOTO STEP 330 IF NOGO S
   325
           RECORD 'AFF-COMP.COUNT', "####: OPEN(R2101)"% GOTO STEP 335
RECORD 'AFF-COMP.COUNT', "###: NOMINAL(ALL-COMPS)"%
:
:
   330
:
   335
           END "AFF-COMP.PRINT'S
           INCLUDE "UPFIP" S
1
:
   DEFINE PROCEDURE, 'PRINT.DONT KNOW' S
    RECORD "LIST OF COMPONENTS FOR WHICH NO DIAGNOSIS HAS BEEN MADE:"
:
    'AFF-COMP.COUNT' = 05
:
    FOR 'SYS.I' = 1 THRU 'SYS.#COMPONENTS' THENS
:
        COMPARE 'AFF-COMP.STATE'('SYS.I'), ED 'SYS.DONT KNOW'S
:
:
        GOTO STEP 710 IF NOGO S
         'AFF-COMP.COUNT' = 'AFF-COMP.COUNT' + 1 S
:
        PERFORM 'AFF-COMP.PRINT' &
:
:
  710 END FOR $
   COMPARE "AFF-COMP.COUNT", GT 0 $
:
   GOTO STEP 711 IF GO S
:
   RECORD "*** NONE *** " S
:
: 711 RECORD "END OF LIST." S
    END 'PRINT.DONT KNOW' S
:
   DEFINE PROCEDURE, 'PRINT.MAY BE' &
:
   RECORD "LIST OF COMPONENTS WHICH MAY BE AFFECTED:"S
:
    'AFF-COMP.COUNT' = 05
:
    FOR 'SYS.I' = 1 THRU 'SYS.#COMPONENTS' THENS
:
        COMPARE 'AFF-COMP.STATE'('SYS.I'), ED 'SYS.MAY BE'S
:
        GOTO STEP 720 IF NOGO 5
:
        'AFF-COMP.COUNT' = 'AFF-COMP.COUNT' + 1 5
:
:
        PERFORM 'AFF-COMP_PRINT' S
: 720 END FOR 5
   COMPARE "AFF-COMP.COUNT", GT 0 $
:
   GOTO STEP 721 IF 60 $
:
   RECORD "*** NONE *** "
:
  721 RECORD "END OF LIST." $
:
    END 'PRINT MAY BE' S
:
   DEFINE PROCEDURE, 'PRINT.MAY BE NOT' S
:
   RECORD "LIST OF COMPONENTS WHICH MAY NOT BE AFFECTED :" $
:
    'AFF-COMP.COUNT' = 05
    FOR 'SYS.I' = 1 THRU 'SYS. #COMPONENTS' THENS
;
        COMPARE 'AFF-COMP.STATE'('SYS.I'), ED 'SYS.MAY BE NOT'S
;
        GOTO STEP 730 IF NOGO S
         'AFF-COMP.COUNT' = 'AFF-COMP.COUNT' + 1 S
        PERFORM 'AFF-COMP.PRINT' $
: 730 END FOR 5
```

```
12/13/79
           AN/USM 410 (XE 3) REV 1.02
                                                                PAGE
301:
      COMPARE 'AFF-COMP.COUNT', GT 0 &
302:
      GOTD STEP 731 IF GO $
      RECORD "*** NONE *** " S
703:
,04: 731 RECORD "END OF LIST." $
       END 'PRINT.MAY BE NOT' S
305:
      DEFINE PROCEDURE, 'PRINT.IS' $
306:
      RECORD "LIST OF COMPONENTS WHICH ARE AFFECTED: " S
307:
308:
       'AFF-COMP_COUNT' = 05
       FOR 'SYS.I' = 1 THRU 'SYS.#COMPONENTS' THENS
309:
           COMPARE 'AFF-COMP.STATE'('SYS.I'), ER 'SYS.IS'S
310:
311:
           GOTO STEP 740 IF NOGO $
312:
            'AFF-COMP.COUNT' = 'AFF-COMP.COUNT' + 1 S
313:
           PERFORM 'AFF-COMP.PRINT' S
314: 740 END FOR $
      COMPARE "AFE-COMP.COUNT", GT 0 S
315:
316:
      GOTO STEP 741 IF GO $
317:
      RECORD "*** NONE *** " S
318: 741 RECORD "END OF LIST." $
319:
       END 'PRINT.IS' S
      DEFINE PROCEDURE, 'PRINT.IS NOT' &
320:
      RECORD "LIST OF COMPONENTS WHICH ARE NOT AFFECTED :"S
321:
322:
       'AFF-COMP.COUNT' = 05
       FOR 'SYS.I' = 1 THRU 'SYS.#COMPONENTS' THENS
323:
           COMPARE 'AFF-COMP.STATE'('SYS.I'), EQ 'SYS.IS NOT'S
324:
           GOTO STEP 750 IF NOGO S
'AFF-COMP.COUNT' = 'AFF-COMP.COUNT' + 1 S
325:
326:
           PERFORM "AFF-COMP.PRINT" S
327:
328: 750 END FOR $
 29:
      COMPARE 'AFF-COMP.COUNT', GT 0 S
      GOTO STEP 751 IF GO S
130:
      RECORD "*** NONE *** "
$31:
132: 751 RECORD "END OF LIST." S
       END 'PRINT.IS NOT' S
133:
:34:
      DEFINE PROCEDURE, 'AFF-COMP.UPDATE'S
            FOR 'SYS.I' = 1 THRU 'AFF-COMP.COUNT' THEN S
135:
             'SYS.NAME'='AFF-COMP.NAME'('SYS.I')S
;36:
137:
             'SYS.STATE'='AFF-COMP.STATE'('SYS.NAME')S
38:
             'SYS.SELECT'='AFF-COMP.SELECT'('SYS.I') $
39:
         COMPARE 'SYS.STATE', EQ 'SYS.DONT KNOW'S
 40:
         GOTO STEP 760 IF NOGOS
         GOTO STEP 7665
 41:
 42: 760 COMPARE 'SYS.STATE', ED 'SYS.IS'S
 43:
         GOTO STEP 761 IF NOGOS
            COMPARE 'SYS.SELECT', EQ 'SYS.IS'S
 44:
 45:
            GOTO STEP 766 IF GOS
            COMPARE 'SYS.SELECT', EQ 'SYS.IS NOT'S
 46:
            GOTO STEP 767 IF GOS
 47:
            COMPARE 'SYS.SELECT', EQ 'SYS.MAY BE'S
 48:
 49:
            GOTO STEP 768 IF GOS
 50:
            GOTO STEP 7675
 51: 761 COMPARE 'SYS.STATE', ED 'SYS.IS NOT'S
 :52
         GOTO STEP 762 JF NOGOS
 53:
            COMPARE 'SYS.SELECT', ED 'SYS.IS'S
 54:
            GOTO STEP 767 IF GOS
 55:
            COMPARE 'SYS.SELECT', EQ 'SYS.IS NOT'S
 56:
            GOTO STEP 766 TF GOS
            COMPARE 'SYS.SELECT', EQ 'SYS.MAY BE'S
 57:
 58:
            GOTO STEP
                       767 IF 605
            GOTO STEP 7685
 59:
 50: 762 COMPARE 'SYS.STATE', EQ 'SYS.MAY BE'S
```

Pag

```
113/79 AN/USM 410 (YE 3) REV 1.02
```

```
GOTO STEP 763 IF NOGOS
1:
        COMPARE 'SYS.SELECT', EQ 'SYS.IS'S
2:
3:
        GOTO STEP 746 IF GOS
4:
        COMPAPE 'SYS.SELECT', ER 'SYS.IS NOT'S
5:
        GOTO STEP 764 IF GOS
        COMPARE 'SYS.SELECT', ER 'SYS.MAY BE'S
6:
        GOTO STEP
                 766 IF GOS
7:
        GOTO STEP 7645
8:
9: 763 COMPARE 'SYS.STATE', ED 'SYS.MAY BE NOT'S
      GOTO STEP 768 IF NOGOS
0:
        COMPARE 'SYS.SELECT', ER 'SYS.IS'S
1:
        GOTO STEP 764 IF GOS
2:
3:
        COMPARE 'SYS.SELECT', ER 'SYS.IS NOT'S
        GOTO STEP 746 IF GOS
4:
        COMPARE 'SYS.SELECT', EQ 'SYS.MAY BE'S
5:
        GOTO STEP
                 764 IF GOS
6:
        GOTO STEP 7665
7:
       RECORD "*** WARNING: FAULT ISOLATION LOGIC INCONSISTANCY"S
3: 764
       RECORD "COMPONENT:", 'SYS.NAME', " ###;"S
9: 765
       RECORD "LAST STATE:", 'SYS.STATE' R 2, " B'####';
0:
             "IN TEST:", 'AFF-COMP.WHERE'('SYS.NAME'), " ###; "S
1:
       RECORD "CURRENT STATE:", 'SYS.STATE' R 2, " 3'####'; ",
5:
             "IN TEST:", 'AFF-COMP.TEST', " ### "S
3:
4: 766 'AFF-COMP.STATE'('SYS.NAME')='SYS.SELECT'S
5:
      'AFF-COMP.WHERE'('SYS.NAME')='AFF-COMP.TEST'S
      GOTO STEP 768 5
6:
7: 767 RECORD "*** ERROR: FAULT ISOLATION LOGIC INCONSISTANCY"S
8:
      GOTO STEP 7655
9: 768 END FORS
0:
       END 'AFF-COMP.UPDATE'S
1:
4:
  C
       DIAGNOSES PROCS $
6:
  7:
   1000
          DEFINE PROCEDURE, 'DIAG.1' S
8:
          'SYS. #TESTS IN CONJ'(1) = 'SYS. #TESTS IN CONJ'(1) - 1 S
          COMPARE 'SYS. #TESTS IN CONJ'(1), LE 0 $
9:
                         IF NOGO S
0:
          GOTO STEP 1005
          'AFF-COMP.COUNT' = 1 S
1:
          'AFF-COMP.NAME'(1) = 7 s
5:
          'AFF-COMP.SELECT'(1) = 'SYS.MAY BE' S
3:
          PERFORM 'AFF-COMP.UPDATE' S
4:
5:
          RECORD "**** GOOD UNT ****" $
          'SYS.DIAG-FLAG'(1) = 'SYS.SELECTED' S
5:
   1005
          END 'DIAG.1' S
7:
DEFINE PROCEDURE, 'DIAG.4' $
9:
   1100
          'SYS. #TESTS IN CONJ'(2) = 'SYS. #TESTS IN CONJ'(2) - 1 S
0:
          COMPARE 'SYS.#TESTS IN CONJ'(P), LE 0 5
1:
          GOTO STEP 1105
                            IF MOGO S
5:
          'AFF-COMP.COUNT' = 1 S
3:
          'AFF-COMP.NAME'(1) = 3  $
4:
          'AFF-COMP.SELECT'(1) = 'SYS.MAY BE' S
5:
          PERFORM 'AFE-COMP.UPDATE' S
53
          RECORD "POSSIBLE FAULTY COMPONENT(S) --- LSHORT(C2101)
7:
          'SYS.DIAG-FLAG'(2) = 'SYS.SELECTED' S
3:
          END 'DIAG.4' S
3:
   1105
```

```
79 AN/USM 410 (XE 3) REV 1.02
```

```
PAGE A
```

```
DEFINE PROCEDURE, 'DIAG.6' $
 1200
        'SYS. #TESTS IN CONJ'(3) = 'SYS. #TESTS IN CONJ'(3) - 1
                                                              5
        COMPARE 'SYS. #TESTS IN CONJ'(3), LE 0
                                               $
                          IF NOGO S
        GOTO STEP 1205
        'AFF-COMP.COUNT' = 1 S
         'AFF-COMP.NAME'(1) = 1 S
        'AFF-COMP.SELECT'(1) = 'SYS.MAY BE' S
        PERFORM "AFF-COMP.UPDATE" S
        RECORD "POSSIBLE FAULTY COMPONENT(S) ---!LSHORT(RDR2101)
         'SYS_DIAG-FLAG'(3) = 'SYS_SELECTED' S
 1205
        END 'DIAG.6' S
C**********************
                                   *****
 1300
        DEFINE PROCEDURE, 'DIAG.2' S
        'SYS.#TESTS IN CONJ'(4) = 'SYS.#TESTS IN COMJ'(4) - 1 - 5
        COMPARE 'SYS. #TESTS IN CONJ'(4), LE 0
        GOTO STEP
                           TF NOGO S
                  1305
        'AFF-COMP.COUNT' = 1 S
         'AFF-COMP.NAME'(1) = 6 5
         'AFF-COMP.SELECT'(1) = 'SYS.MAY BE' S
        PERFORM 'AFF-COMP.UPDATE' $
        RECORD "POSSIBLE FAULTY COMPONENT(S) ---- LOPEN(R2101)
         'SYS.DIAG-FLAG'(4) = 'SYS.SELECTED' S
 1305
        END 'DIAG.2' S
*******
         . . . . . . . . . . . . . . . .
                                          **********
        DEFINE PROCEDURE, 'DIAG.5' S
 1400
         'SYS.#TESTS IN CONJ'(5) = 'SYS.#TESTS IN CONJ'(5) - 1
                                                              S
        COMPARE 'SYS. #TESTS IN CONJ'(5), LE 0 *
                            IF NOGO S
        GOTO STEP 1405
        'AFF-COMP.COUNT' = 1 S
         AFF-COMP.NAME'(1) = 2 $
         'AFF-COMP.SELECT'(1) = 'SYS.MAY BF' S
        PERFORM 'AFF-COMP.UPDATE' $
        RECORD "POSSIBLE FAULTY COMPONENT(S) ---!LOPEN(RDR2101)
                                                                " 5
         'SYS_DIAG-FLAG'(5) = 'SYS_SFLECTED' S
        END 'DIAG.5' S
 1405
*****
                            *****************
 1500
        DEFINE PROCEDURE, 'DIAG.3' S
        'SYS.#TESTS IN CONJ'(6) = 'SYS.#TESTS IN CONJ'(6) - 1
                                                              S
        COMPARE 'SYS. #TESTS IN CONJ'(6), LE 0 S
        GOTO STEP 1505
                         TE NOGO S
         'AFE-COMP.COUNT' = 1 S
         'AFF-COMP_NAME'(1) = 4 $
         'AFE-COMP.SELECT'(1) = 'SYS.MAY BE' S
        PERFORM 'AFF-COMP.UPDATE' S
        RECORD "POSSIBLE FAULTY COMPONENT(S) ---!LOPEN(C2101)
         'SYS.DIAG-FLAG'(6) = 'SYS.SFLECTED' $
 1505
        END 'DIAG.3' $
 DEFINE PROCEDURE, 'DIAG.7' $
 1600
        RECORD "**** BAD UUT ****" 5
         'SYS.DIAG-FLAG'(7) = 'SYS.SELECTED' S
        END 'DIAG.7' S
                 ************
   ****************
     TEST PROCS S
         DEFINE PROCEDURE, 'TEST.9'
 1700
                                   - 5
          'SYS.FLAG' = 'SYS.TRUE' S
          'SYS.ASRT-FLAG' = 'SYS.TRUF' S
```

```
'AFF-CAMP. TEST' s ] 5
               "OHMMETER .CN*01' s 'A21-2' 5
               'OHMMFTFR.CNX02' 2 'A21-V *
               'PMMMETEP.PffMO?' s 3.2E+05 *
               'OHMMETER #PPW03" s 1.2F+5* S
               OHMMETER PRMO4' s 250 s
 1705
              PERFORM 'OHMMETEP' S
               • PA21 •2-»9 ' s 'OH^MfTFR•PPMO1' $
               'SYS.DEC.01' s 'nHMMfTFR.PES' ^
              COMPARE <sup>#</sup>PA2t-2*9<sup>#</sup> GT 3.t9f100E+05 *
              GOTO STEP 1710
                                            IF GO *
                SYS,FLA6' s 'SYS,FAISE<sup>#</sup> S
               <sup>#</sup>SYS*ASPT-FLAG<sup>#</sup> s <sup>#</sup>SYS^FALSE' *
              COMPARE 'SYS'FLAG'
                                            #E(5 <sup>#</sup>5YS*TPUE' *
 1710
                                         TF NOGO
                              1715
              GOTO STEP
                                                         S
              ©EPFOPM <sup>#</sup>DTAG*1* %
              "SY^#TEST-FLAG'(1) = <sup>$</sup>SYS.TESTEO" ^
 1715
              END <sup>#</sup>TFST<sub>#</sub>q* S
C********
 1800
              DEFINE PPOCEOUPE# "TEST<sub>±</sub>10" *
               *SYS.FLAS* s *SY^.TRUE* «
               <sup>#</sup>SYS<sub>#</sub>ASPT-FLAG! s <sup>#</sup>SYS,TPUE<sup>#</sup> S
               ^{*}AFF-COMP<sub>#</sub>TEST<sup>*</sup> s 2 5
              COMPARE <sup>#</sup>RA21-2-0*,
                                           LT ^#19000E+05 %
              GOTO ?T£P 1805
                                           IF GO *
               <sup>f</sup>SYS<sub>#</sub>FLA(?' s <sup>#</sup>SYS.FALSE* S
               'SYS.A55RT-FLAG' s 'SYS.FALSE' $
              COMPARE <sup>#</sup>SYS<sub>#</sub>FLA«<sup>#</sup>
                                           ,FQ <sup>#</sup>SYS<sub>#</sub>TPUE<sup>#</sup> ≪…
 1^05
                             1810
                                            IF WOGO
              GOTO STEP
                                                        S
              PERFORM <sup>#</sup>DTAG<sub>#</sub>4<sup>f</sup> S
              <sup>#</sup>SYS.TEST*FLAG<sup>#</sup>C?) s 'SYS.TESTFD' S
 1810
              ENO 'TEST_{\pm}10^{\pm} 5
C*******
                                  ************
              DEFINE PROCEDURE, <sup>#</sup>TFST.11<sup>#</sup> 3
 1900
               *SYS.FLAG* s *SYS.TRUE* *
               'SYS.ASRT-PLAG' s <sup>#</sup>SYS<sub>#</sub>TPUE<sup>#</sup> S
               <sup>#</sup>AFF-COMP.TEST<sup>#</sup> s 3 5
               •QHMMETEP^CNXfl1' s <sup>#</sup>A21-3* S
               'OHMMETFJ9.CMX02' s <sup>#</sup>A21*i<sup>#</sup> S
               "CHMMETER_PRMO2" = 4 SE+02 $
               "OHMMETER PRMO3" s 7!SF+0; > s
               'OHMMETER. PRM04' s 2800 5
              PE9F0PM <sup>#</sup>OHMMETE»<sup>#</sup> S
 1905
               #RA21-3*t1<sup>#</sup> s 'OMMIW!?TER*PPM0!<sup>#</sup> S
               'SYS.0EC.01* s <sup>#</sup>OHMMFTFR<sub>#</sub>RES<sup>#</sup> $
               <sup>#</sup>SYS.OEC.02<sup>#</sup> s U53000E+0? «
              COMPARE *RA21-3*11<sup>#</sup># UL ^•OinonE+03 > <sup>#</sup>SYS<sub>#</sub>DEC*02* LL
                   6.01000E+02 - 'SYS.PEC.02' 5
              GOTO STEP 1^10
                                            IF GO S
               #SYS^FLAG# = #SYS.FALSF# S
               *SYS,A<5PT-FLAG' s 'SYS.FALSE' 5
                                           ,E0 <sup>#</sup>SY8.TRUE<sup>#</sup> «
 1910
              COMPARE 'SYS.FLAG'
              GOTO STEP 1915
                                            IF NO^O
                                                        S
              PERFORM <sup>#</sup>DIAG<sub>#</sub>1<sup>#</sup> $
 1915
               <sup>#</sup>SYS«.TEST-FLAG'(3) s <sup>#</sup>SYS<sub>#</sub>TESTED<sup>#</sup> «
              ENO 'TEST.11* S
                  ***********
 2000
              DEFINE PROCEDURE, 'TEST.!?' *
               'SYS.FLAG' s '.^YS.TPtlE' 5
               <sup>#</sup>SYS<sub>#</sub>ASRT-FLAG' s 'SYS.TRUE' S
```

```
1?/13/79
          4W/USM 410 C*F. 3) REV I.rt3
                                                              PACE
                                                                    Ι
541:
               •AFF-COMP.TEST' a 4 «
542:
               CO<sup>M</sup>PAPE 'RA21-3-11', LT a.aA000E+0? S
5432
               GOTO STEP
                          2005
                                   TF GO *
,44:
               'SYS.FLAG* a 'SYS.FALSE' S
545:
               'SYS.ASRT-FLAG' a 'SYS.FALSE' «
546:
      2005
               COMPARE 'SYS.FLAG'
                                   ,EQ 'SYS.TRUE' 5
547:
               GOTO STEP
                          2010
                                   IF NOGO
                                           ~
548:
               PERFORM 'DIAG.6' S
549:
      2010
               'SYS.TEST-FLAG'(a) a 'SYS.TESTFD' 5
550:
               END 'TEST.12' S
552:
      2100
               OEFIME PROCEDURE, 'TFST.tV $
553:
               'SYS.FLAG' s 'SYS.TRUE' S
554:
               'SYS.ASRT-FLAG' a 'SYS.TRUE' S
555:
               'AFF-COMP.TEST' a 5 S
556:
               COMOAPE 'RA21-3-11', GT 7.5a000E*02 s
557:
               GOTO STE»
                          2105
                                   IF GO S
558:
               'SYS.FLAG' a 'SYS.FALSE' S
559:
               'SYS.ASRT-FLAG' a 'SYS.FALSE' 9
560:
               COMPARE 'SYS.FLAG'
                                   ,EQ 'SYS.TRUE' *
      2105
561:
               GOTO STEP
                         2110
                                   IF MOGO
                                           S
562:
               PERFORM 'OTAG.2' $
563:
               PERFORM 'DIAG.5' S
564:
               'SYS.TEST-FLAG'(5) a 'SYS.TESTED* S
      2110
565:
55: ENO 'TEST. IV'S
567:
      2200
              DEFINE PROCEDURE,
                                 'TEST.14' $
568:
               'SYS.FLAG' a 'SYS.TRUE' 9
59:
               'SYS.ASRT-FLAG' a 'SYS.TRUE' S
370:
               'AFF-COMP.TEST' a 6 %
371:
               '7METER.CNX01' a 'A2J-3' «
572:
               '7MF.TER.CNX03' a 'A21-2' 4
173:
               'ZMETERI.PRM02' a 0.17E+03 $
574:
               'ZMETER'.PRM03' a 0.39E+03 S
$75:
               ZMETER.PPMOa' a 1000 S
376:
               '7METER.PRMQ5' a 1000 S
               PE'FORM 'Z<sup>M</sup>ETE<sup>B</sup>' «
$77:
      2205
178:
               'ZA21-3-14' a 'ZMETER.PRM01 ' S
               'SYS.DEC.01' a 'ZMETFR.RFS' s
179:
80:
               COMPARE 'ZA21-3-14', U, 1.7?ftftflF+03 aL 3.90000B+02 $
 81:
               GOTO STEP 2210
                                   TF GO «
 82:
               'SYS.FLAG' a 'SYS.FALSE* S
 83:
               'SYS.ASRT-FLAG' a 'SYS.FALSE* 5?
                                   ,E0 'SYS.TRUE' «
 A4:
      2210
               COMPARF 'SYS.FLAG'
 85:
                          2215
                                   TF NOGO
               GOTO STEP
                                            S
 861
               PERFORM 'niAG.l' S
 87:
      22t5
               'SYS.TEST-FLAG'(6) a 'SYS.TESTED' 5
 881
               END 'TEST.14' 9
 89: (<sub>T</sub>
         901
      2300
              DEFINE PROCEDURE, 'TEST.15' 9
 71:
               'SYS.FLAG' a 'SYS.TRUE' S
 :54
               •SYS.ASRT-FLAG' a 'SYS.TRUE' S
 33:
               •AFF-COMP.TEST' a 7 S
 94:
               COMPARE 'ZA21-3-1*', GT 3.90000E+rt2 »
 75:
               GOTO STEP
                          2305
                                   IF GO 9
 16:
               'SYS.FLAG* a 'SYS.FALSE' $
 37:
               'SYS.ASRT-^LAG* a 'SYS.F4LSE' S
 18.1
                                 , g 'SYS.TRUE' «
      2305
              COMPARE 'SYS.FLAG'
 19:
               GOTO STEP 2310
                                   IF MOGO
                                           5
 10:
               PERFORM '0IAG.2' S
```

```
12/13/79 AN/USM 410 (XE 3) REV 1.02
```

0: C \$

. .

```
PERFORM 'DIAG.3' $
601:
     2310
             'SYS.TEST-FLAG'(7) = 'SYS.TESTED' S
502:
             END 'TEST.15' S
403:
SYSTEM VARIABLE INITIALIZATION AND FIRST ENTRY POINT
606: C
PERFORM 'GET.TIME' &
509: E
       2400
510:
             RECORD "IX TESTING UUT: AR100-SMALL" S
511:
             RECOPD
                    'SYS.CLOCK'(4), "DATE ##/",'SYS.CLOCK'(5), "##
:512
                     'SYS_CLOCK'(6), "## TIME", 'PRT.TIME' S
             'SYS.TIM' = 'SYS.TIME' S
513:
             FOR 'SYS.I' = 1 THRU 'SYS. #DIAGS' THEN S
514:
                'SYS.DIAG-FLAG'('SYS.I')= 'SYS.NOT SELECTED' S
515:
                'SYS. #TESTS IN CONJ'('SYS.I') = 0 S
116:
             END FOR S
117:
             FOR 'SYS.I' = 1 THRU 'SYS.#COMPONENTS' THEM S
118:
                'AFF-COMP.STATE'('SYS.I') = 'SYS.DONT KNOW' S
119:
                'AFF-COMP_WHERE'('SYS_I') = 0 S
120:
:21:
            END FOR S
             'SYS.#TESTS IN CONJ'(1) = 3 8
:55:
             'SYS_#TESTS IN CONJ'(2) = 1 S
23:
             'SYS.#TESTS IN CONJ'(3) = 1 S
24:
25:
             'SYS.#TESTS IN CONJ'(4) = 2 S
26:
             'SYS_#TESTS IN CONJ'(5) = 1 S
             'SYS.#TESTS IN CONJ'(6) = 1 S
27:
             FOR 'SYS.I' = 1 THRU 'SYS. #TESTS' THEN S
58:
                 'SYS.TEST-FLAG'('SYS.I') = 'SYS.NOT TESTED' S
29:
30:
             END FOR S
        BEGINNING OF TESTING
31: C
                                $
32: C
        $
33: 0
        CONTROL PRECEDING THE CALL ON THE TEST MODULE 'TEST.9' S
     2500
 34:
             'SYS.FLAG' = 'SYS.TRUE' S
 35:
             PERFORM 'TEST .....
 36: C $
 37: C CONTROL PRECEDING THE CALL ON THE TEST MODULE 'TEST.11' S
            'SYS_FLAG' = 'SYS_TRUE' &
 38:
     2600
 39:
             PERFORM 'TEST.11' S
 10: C S
 11: C CONTROL PRECEDING THE CALL ON THE TEST MODULE 'TEST.14' S
     2700
             'SYS.FLAG' = 'SYS.TRUE' S
 12:
             PERFORM 'TEST. 14' S
 13:
 14: C S
 IS: C CONTROL PRECEDING THE CALL ON THE TEST MODULE 'TEST.10' S
             'SYS.FLAG' = 'SYS.TRUE' &
     2800
 :6:
 7:
             PERFORM 'TEST.10' S
 8: C 5
 9: C
        CONTROL PRECEDING THE CALL ON THE TEST MODULE 'TEST.12' $
     2900
             'SYS_FLAG' = 'SYS_TRUE' S
 0:
             PERFORM 'TEST.12' S
 1:
 2: C $
 3: C
        CONTROL PRECEDING THE CALL ON THE TEST MODULE 'TEST.13' S
             'SYS.FLAS' = 'SYS.TRUE' S
     3000
 4:
 5:
             PERFORM 'TEST.13' S
 6: C $
        CONTROL PRECEDING THE CALL ON THE TEST MODULE 'TEST.15' S
 7: C
             'SYS.FLAG' = 'SYS.TRHE' S
     3100
 8:
             PEPFORM 'TEST.15' S
 9:
```

PAGE

1

.

61: :62: -43: .64: .45: 664: 67: 68: ,69: 70: 71: 72: 73: 74: 175: 761 .77: 178: ,79: .80: A11 :58: 183:

٠

| 3/70 | AN/tjSM atO (VE 3) \$EV 1.02  | PAGE    | 12 |
|------|---|---------|----|
| ??00 | PgPFOPM 'GET.TIM?' *  |         |    |
|      | 3ECORD ●●FINISHED TESTING AT% 'PRT.TIMf S   |         |    |
|      | 'SYS.TIM' s 'SYS.TIME* - 'SYS.TIM' S  |         |    |
|      | 'SYS.CLOCK'(J) s INT <u>f</u> 'SYS.TTM'/SfrOni S  |         |    |
|      | <sup>#</sup> SYS,TIM <sup>#</sup> s <sup>`#</sup> SYS,TTM <sup>#</sup> - 3*00*'SYS.CLOCK <sup>#</sup> (1) | 5       |    |
|      | '\$Y\$.CLOCK'(?) s TNT( <sup>#</sup> SYS <sub>#</sub> TIMV^i0) S  |         |    |
|      | 'SYS.CLOCK'(3) = "SYS.TIM' • 60*".SYS.CLOC<'(3)   | 2) S    |    |
|      | PECORO PUPATION " , <sup>#</sup> PRT <sub>#</sub> TTME <sup>#</sup> S                                     |         |    |
|      | PEMOVF ALL 55   |         |    |
|      | . PECQPO <sup>W</sup> 00 YOU WISH TO SEE THE FINAL FAULT IS   | OLATION | 8' |
|      | "(Y/N) " S  |         |    |
|      | WAIT-FOP MANMJAL-OATA-60-MOGO S   |         |    |
|      | GOTO STEP 3205 IF MOGO S  |         |    |
|      | PEPFOPM 'PRINT.DONT KWOVť S   |         |    |
|      | PERFORM 'PRIMT.I?' S  |         |    |
|      | PERFOP^ 'PRINT.IS ^«0T <sup>#</sup> \$  |         |    |
|      | PERFOPM <sup>#</sup> PPINT <sub>#</sub> MAY «E <sup>#</sup> S   |         |    |
|      | PERFORM / PRIMT.MAY <sf (s!oi<sup=""># \$</sf>  |         |    |
| 3205 | RECORD "DO YOU WISH TO RERUN THIS PROGRAM? ()   | Y/N)« 8 |    |
|      | WAIT-FOR MANIJAL-OATA-GO-WOGO S   |         |    |
|      | GOTO STEP 3210 IP \»0G0 S   |         |    |
|      | $\mathbf{RECORO}  "lP"  \mathbf{S}$   |         |    |
|      | GOTO STEP 2a00 S  |         |    |

1841 RECORD "TERMINATE EQUATE PROGRAM <sup>#</sup>A3t00-SMALL' iP<sup>w</sup> S 3210 185: 3215 FINISH S 1964 TERMINATE EQUATE PROGRAM 'A?100-SMALL<sup>#</sup> S

.

Figure 4.9 ATLAS Program for A2100 Filter Suhcircuit (co

.

.

the ohmmeter parameters are assigned values (see lines 482-486). After returning from the procedure, the target variable used in the conjunction is assigned the resistance measured. This variab is used in an assertion to compare its value to 319 Kohm. If the assertion passes, diagnosis 1 is selected.

The program execution start on line 609 (statement number 2400) which is the only entry point to the program. In the prologue, the system variables are initialized and then testing starts on line 634. The sequence of testing is determined by sequence analysis phase of the bottom part of the NOPAL system. Because this sample program does not involve component protection after-diagnoses etc., none of the test procedure calls are preced by checks to determine the run time conditions. If there had been any of these features used in the specification, there would have been additional code between test procedure calls.

After all test are performed, the test duration is printed, and then all ATE devices are removed. If so desired, a synopsis of the fault isolation state is printed. At this point the operator may rerun the same program for another UUT or terminate execution.

The ATLAS program for testing the voltage regulator and time delay circuit is not included in this report. It is availab separately on the accompanying listing and computer tape.

## 4.6 Evaluation of EQUATE Runs

A. Results from the Filter Subcircuit:

The program discussed in the previous section was used to test three different A2100 circuit cards. The printouts from EQUATE VII are exhibited in Figure 4.10. The first card tests had a missing capacitor (C2101). Three tests were performed before the failure was detected. The other two cards were good After card 2 was tested, the fault isolation state was printed as requested. The long repetition in test 1, of cards 2 and 3 is due to the charging time of capacitor C2101. This reflects a deficiency in the test strategy selection and optimization algorithms of the NOPAL system. This is one of the areas when the current implementation can be improved.

B. Results from the Voltage Regulator and Time Delay Subcircu

Three A2100 cards were tested with the ATLAS program (see Figure 4.11). This program did not have tests which requ probing of the UUT, therefore the ambiguity classes were large The first card tested had a transistor failure which was not o of the failures contained in the failure dictionary. Therefor no diagnosis was selected.

Card 2 contained two physically broken resistors R2105 ar R2109. Because NOPAL generated programs can detect only singl catastrophic failures, multiple failures result in unpredictant selected diagnoses. In this case open failure of R2105 was picked up correctly. However the open of R2105 was not, inste a rather large number of other possible failures were given.

Lard. ----- AZ100-SMALL - - ----DATE 12/14/79 TIME 16:41:44 TEST 1: 83571.810 KOHM, 250 MV, 400 KOHM, 1 TIMES, CNX(51.30) TEST 1: 4580617.473 KOHM, 250 MV, 1000 KOHM, 2 TIMES, CNX(51.30) TFTT 3: 0.620 KOHM, 2800 MV, 4 KOHM, 2 TIMES, CNX(50,52) TFTT 3: 0.620 KOHM, 2800 MV, 4 KOHM, 2 TIMES, CNX(30,52) TL\_7 6: 110.888 KOHM, -81 DEG, 1004 HZ, 1000 MV, 3.6 KOHM, 30 TIMES, CNX(50, POSSIBLE FAULTY COMPONENT(S) ----OPEN(C2101) FINISHED TESTING AT 16:45:18 DURATION 0: 3:34 DO YOU WISH TO SEE THE FINAL FAULT ISOLATION STATE ? (Y/N) DO YOU WISH TO RERUN THIS PROGRAM? (Y/N) TESTING UUT: A2100-SMALL Card 1 DATE 12/13/79 TIME 18:13:35 1: 10701.958 KOHM, 250 MV, 400 KOHM, 32 TIMES, CNX(51,50) TEST TEST 1: 10218.679 KOHM, 250 MV, 1000 KOHM, 119 TIMES, CNX(51,50) TEST 3: 0. 605 KOHM, 2800 MV, 4 KOHM. 2 TIMES, CNX(50,52) 0. 258 KOHM, -0 BEG, 1004 HZ, 1000 MV, TETT 3. 6 KOHM, 2 TIMES, CNX (50, 51 6. \*\* / GOOD UUT \*\*\*\* FINISHED TESTING AT 18:16:47 0: 3:12 DURATION DO YOU WISH TO SEE THE FINAL FAULT ISOLATION STATE ? (Y/N) LIST OF COMPONENTS FOR WHICH NO DIAGNOSIS HAS BEEN MADE: 1: SHORT(QDR2101) 2: OPEN(QDR2101) 3: SHORT(C2101) 4: OPEN(C2101) 5: SHORT(R2101) 6: OPEN(R2101) ND OF LIST. IST OF COMPONENTS WHICH ARE AFFECTED: \*\* NONE \*\*\* ND OF LIST. IST OF COMPONENTS WHICH ARE NOT AFFECTED : \*\* NONE \*\*\* ND OF LIST. IST OF COMPONENTS WHICH MAY BE AFFECTED: 1: NOMINAL(ALL-COMPS) ID OF LIST. ST OF COMPONENTS WHICH MAY NOT BE AFFECTED : 1\* NONE \*\*\* ID OF LIST. I YOU WISH TO RERUN THIS PROGRAM? (Y/N) A2100-SMALL TESTING UUT: Card #3 TE 12/13/79 TIME 18:17:51 250 MV. ST 10270.127 KOHM, 400 KOHM, 51 TIMES, CNX(51,50) 1: 10065.801 KOHM, 250 MV, 1000 KOHM, 134 TIMES, CNX(51, 50) ST 1: 0. 562 KOHM, 2800 MV, 4 KOHM, 2 TIMES, CNX (50, 52) ST 3: 7 0.261 KOHM, -0 DEG, 1003 HZ, 1000 MV, 3. 6 KOHM, 2 TIMES, CNX(50, 51) 6: \* GOOD UUT \*\*\*\* VISHED TESTING AT 18:21:14 RATION 0: 3:23 YOU WISH TO SEE THE FINAL FAULT ISOLATION STATE ? (Y/N) YOU WISH TO REFUN THIS PROGRAM? (Y/N) MINATE EQUATE PROGRAM 'A2100-SMALL'

gure 4.10 EQUATE Printouts for the Filter Col

| TESTING OUT: AS2.00  | Cort #      |
|--|-------------|
| DATE 12/14/7? TIME 13:40:34  |             |
| TEST 1: 1.537 KOHM, 230 MV. 4 KOHM* 2 TIMES* CNX(39*41)            |             |
| TEST 3: 0.301 KOHM* 250 MV, 4 KOHM* 3 TIMES* CNX(61*39)            |             |
| TEST 5: 27.662 KOHM* 230 MV, 40 KOHM* 16 TIMES* CNX(63*61)         |             |
| TF^T 3: 49.643 KOHM* 250 MV, 400 KOHM* 10 TIMES, CNX <23*63)       |             |
| TL ; 11: 1.471 KOHM* 2300 MV, 4 KOHM* 2 TIMES* CNX (39, d3)        |             |
| TEST 14: 1.127 KOHM* 2800 MV* 4 KOHM, 2 TIMES, CNX(25*63)          |             |
| TEST 17: 1. 166 KOHM* 2300 MV* 4 KOHM. 4 TIMES, CNX(63* 41)        |             |
| TEST 20: 0.000 KOHM* 2 DEG* 1004 HZ* 1000 MV. 3.6 KOHM* 33 TIMES*  | CNX (41* 63 |
| TEST 22: 0. 633 KOHM* -3 DEG, 1003 H2* 1000 MV* 3.6 KOHM* 2 TIMES* | CNX (41* 23 |
| ATTENTION OPERATOR: UUT IS SEIKO POWERED NOW                       |             |
| TEST 24: APPLIED DC2A* 25. 300 V. CNX HI 39 LO 41 .                |             |
| MEASURED 0. 0133 AMPS THRU DC2A.                                   | :           |
| TEST 24: MEASURED 23. 497 V, CNX HI 61 LO41 .                      |             |
| ATTENTION OPERATOR: UUT IS BEING POWERED NOW                       |             |
| TEST 26: APPLIED 0C2A, 23. 300 V* CHX HI 39 LO 41 .                |             |
| MEASURED 0. 0123 AMPS THRU DC2A.                                   |             |
| TEST 26: MEASURED 3. 170 V* CNX HI 63 LO 41 .                      |             |
| FINISHED TESTING AT 13: 47i 5                                      |             |
| DURATION 0: 6:31   |             |
| DO YOU WISH TO SEE THE FINAL FAULT ISOLATION STATE ? (Y/N)         |             |
| DO YOU WISH TO RERUN THIS PROGRAM? (Y/N)                           |             |
|  |             |
|  |             |

230 MV, TEST 1: 1. SOO KOHM\* 4 KOHM\* 2 TIMES. CNX (59, 41) 3: 0. 483 KOHM\* 230 MV, TEST 4 KOHM/ 2 TIMES\* CNX(61\*39) TEST 5: 34.991 KOHM\* 230- MV, 40 KOHM\* 10 TIMES\* CNX (63\* 61) Т Ғ ^ Т 74830. 566 KGHM\* 3; 250 MV\* 400 KOHM, 1 TIMES, CNX (25\* 63) 1.302 KOHM\* TL.f 11: 2S00 MV\* 4 KOHM\* 2 TIMES, CNX(59,63) 2S00 MV, TEST 14: 666.203 KOHM, 4 KOHM\* 13 TIMES, CNX(23\*63) TEST 17: 7.450 KOHM\* 2300 MV\* 4 KOHM\* 6 TIMES\* CNX(63,41) TEST 17: 10. 752 KOHM\* 2800 MV, 40 KOHM\* 10 TIMES, CNX < 63\* 41) TEST 20: 0.000 KOHM\* 93 DEG\* 1004 H2\* 1000 MV\* 39 TIMES\* CNX (41\*6\* 3.6 KOHM, 4. 278 KOHM\* -83 DEG\* 1004 HZ\* TEST 22: 1000 MV\* 3.6 KOHM, 6 TIMES, CNX(41\*2! POSSIBLE FAULTY COMPONENTS )\_ COLL-OPSN<QQ2iO1) OR BASE-OPEN(QQ21O1) OR COLL-OPEN<QQ21O2) OR BASE-OPEN(QQ21O: POSSIBLE FAULTY COMPONENTS)\_\_\_\_\_ OPEN<QDR2102) POSSIBLE FAULTY COMPONENTS)\_\_\_\_ OPEN<QDR2106) POSSIBLE FAULTY COMPONENTS )\_ OPEN<R2103) OR OPEN(R2107) POSSIBLE FAULTY COMPONENTS) OPEN(C2104) . POSSIBLE FAULTY COMPONENT(S) \_\_\_\_ OPEN<R2109) ATTENTION OPERATOR: UUT IS BEING POWERED NOW TEST 24: APPLIED DC2A\* 23. SOO V\* CNX HI 39 LO 41 . MEASURED 0. 0109 AMPS THRU 0C2A. TEST 24: .MEASURED 23. 499 V, CNX HI 61 LO 41 UUT IS BEING POWERED NOW ATTENTION OPERATOR: 23.300 V\* CNX HI 59 LO 41 . TEST 26: -APPLIED DC2A, MEASURED 0. 0107 AMPS THRU DC2A. Tr \* 26: MEASURED 7. S49 V\* CHX HI 63 LO 41 FINISHED TESTING AT 19: 1:33 DURATION 0: 7:29 DO YOU WISH TO SEE THE FINAL FAULT ISOLATION STATE ? (Y/N) DO YOU WISH TO RERUH THIS PROGRAM? <Y/N) gure 4,11 EQUATE Printouts for the Voltage Regulator and Time Delay

AS100

TESTIIMG UUT:

DATE 12/14/79 TIME 18:34: 4

| Т     | EST    | INC     | 3 1_  | ידעונ  | : A    | 210   | $\circ \circ$ |        |            |        |            |      |        | Card   | ц 4   |
|-------|--------|---------|-------|--------|--------|-------|---------------|--------|------------|--------|------------|------|--------|--------|-------|
| DATE  | 12/1-  | 4/79 T  | IME : | 19: 4: | 42     |       |               |        |            |        |            |      |        | Care   | · ·   |
| TEST  | 1:     | 1.      | . 631 | KOHM,  | 250    | MV,   | 4             | KOHM.  | 2          | TIMES  | CNX        | (59, | 41)    |        |       |
| TEST  | 3:     | Q.      | . 533 | KOHM   | 250    | MV,   | 4             | KOHM.  | 2          | TIMES. | CNX.       | (61. | 59)    |        |       |
| TEST  | 5.     | 34.     | . 336 | KOHM,  | 250    | MV,   | 40            | KOHM.  | 3          | TIMES. | CNX        | (63, | 61)    |        |       |
|       |        | 51.     |       |        |        |       |               |        |            |        |            |      |        |        |       |
| TE C  | 11:    | 1.      | . 450 | KOHM,  | 2800   | MV,   | 4             | KOHM,  | 2          | TIMES  | <b>CNX</b> | (39, | 63)    |        |       |
| TEST  | 14:    | 1.      | . 119 | KOHM.  | 2800   | MV,   | 4             | KOHM,  | 2          | TIMES. | CMX        | (25) | 63)    |        |       |
| TEST  | 17:    | 1.      | . 009 | KOHM,  | 2800   | MV,   | 4             | KOHM,  | <b>'</b> 4 | TIMES. | ONX.       | (63, | 41)    |        |       |
|       |        |         | KOHN  | 1, 3   | DEG,   | 1004  | HZ, 1         | 000 M  | ν,         | 3. 5 1 | COHM.      | 105  | TIMES  | CNX (  | 11, 6 |
| TEST  | 22.    | 0.716   | KOHN  | 1, -9  | DEG.   | 1004  | HZ, I         | 000 M  | ν,         | 3.6 8  | COHM.      | з    | TIMES, | CNX(4) | 1,25  |
| AT    | TENT   | ION OP  | ERATO | JR: L  | JUT IS | BEIN  | G POU         | ERED   | NOW        |        |            |      |        |        |       |
| TEST  | 24: /  | APPLIE  | D DC: | 2A, 25 | 5. 500 | V. ON | X HI          | 59 LO  | 41         | •      |            |      |        |        |       |
|       | 1      | MEASUR  | ED O. | 0173   | AMPS   | THRU  | DC2A.         |        |            |        |            |      |        |        |       |
| TEST  | 24: 1  | MEASUR  | ED 21 | 1. 068 | V. ON  | X HI  | 61 LC         | 41.    |            |        |            |      |        |        |       |
| AT    | TENT   | ION OF  | ERATO | DR: L  | UT IS  | BEIN  | G POL         | ERED   | NOW        |        |            |      |        |        |       |
| TEST  | 26: 4  | APPLIE  | 0 00: | 2A, 25 | 5. 500 | V. CN | X HI          | 59 LO  | 41         | •      |            |      |        |        |       |
|       | 1      | MEASUR  | ED Q. | 0169   | AMPS   | THRU  | DC2A.         |        |            |        |            |      |        |        |       |
| TEST  | 26: 8  | MEASUR  | ED 12 | 2 697  | V. CN  | X HI  | 63 LC         | ) 41 . |            |        |            |      |        |        |       |
|       |        | FAILU   |       |        |        |       |               |        |            |        |            |      |        | •      |       |
| WERE  | E NOT  | DIAGN   | CSABL | .E     | •      |       |               |        |            |        |            |      |        |        |       |
| NOMIN | AL (AL | L-COM   | PS) ( | DR OFE | NODR.  | 2103) | OR            |        |            |        |            |      |        |        |       |
| OR S  | HORT   | (QDR21  | 04) ( | R OPE  | NODR   | 2105) | OR S          | HORT ( | ODR2       | (105)  | DR R       |      |        |        |       |
| COLL  | -OPE   | V(QQ21) | 03) ( | R BAS  | E-OFE  | N(QQ2 | 103)          | OR EM  | IT-C       | PENCO  | 22103      | )    |        |        |       |
| FINIS | SHED   | TESTIN  | G AT  | 19:12  | : 13   |       |               |        |            |        |            |      |        |        |       |
| DURAT | TION   | 0: 7    | : 31  |        |        |       |               |        |            |        |            | •    |        |        |       |
|       |        | EH TO   |       | THE FI | NAL F  | AULT  | ISOLA         | TION   | STAT       | E ? () | (/N)       |      |        |        |       |
|       |        | SH TO I |       |        |        |       |               |        |            |        |            |      |        |        |       |
|       |        | EQUAT   |       |        |        |       |               |        |            |        |            |      |        |        |       |
|       |        |         |       |        |        | -     |               |        |            |        |            |      |        |        |       |

Figure 4.11

EQUATE Printouts for the Voltage Regulator and Time Delay Subcircuits (continued) Card 3 was a good card. Because the test design in this particular program did not utilize probing (to speed testing), the nominal equivalence class contained a large number of semiconductor failures. In a test design which uses probing, these possibilities were removed. The program included which is the accompanying tape has the fault isolation capability shown in Table 4.7. In this program all transistor failures are diagnosable.

#### CHAPTER V

GENERATION OF A TEST PROGRAM AUDIO AMPLIFIER CARD - A5100

The generation of a test program to diagnose and isolate single catastrophic failures in the A5100 audio amplifier circ card of the AN/VRC-12 radio is described in the following six sections. Section 1 presents the theory of operation for the This description follows the theory given is circuit. TM5820-409-35-34 Section A, pages 19-21. Section 2 contains the input supplied to the top part of the NOPAL system. Each input option is briefly explained. An overview of the tables generated by the system is given Section 3. The NOPAL specifi cation of the tests based on these tables is explained in Section 4. The flowchart of the EQUATE ATLAS program which is generated from the NOPAL specification is described in Section Finally in Section 6, the printouts obtained by running this program on either EQUATE V or VII are exhibited an evaluated.

# 5.1 AUDIO AMPLIFIER ASSEMBLY-A5100: THEORY OF OPERATION

The module provides two outputs, a high-level audio amplifier output and a low-level monitor amplifier output (Figure 5.1). The amplifiers are expected in the 300 through 3000 KHertz audio range. The monitor amplifier is described under paragraph A, and the audio amplifier is described under paragraph B.

A. A Simplified schematic diagram of the monitor amplifier is shown in Figure 5.2. The monitor amplifier provides a fixed level audio output which is independent of the setting of the volume control. Capacitor C5101 couples the audio signal at the output of filter FL5001 to the base of Q5101. The amplifie output across load resistor R5105 is coupled through capacitor C5103 to the interphone amplifer AM-1780/VRC. During reception of transmitted signals (no squelch), Q5101 is powered from the 16-Volt power supply. During squelch operation, the power supp is disconnected from the monitor amplifer, thereby disabling th stage; diode CR5101 prevents the transfer of an audio signal through the base-to-emitter circuit of Q5101. Resistor R5104 provides emitter degeneration for gain stability. Voltage divi resistor R5101 and R5102 develop the fixed bias portion of the emitter-to-base bias. Resistors R5103 and R5104 establish the self-bias portion of the emitter-to-base bias and are used for current stabilization. Capacitor C5102 is an audio bypass capacitor.

B. A simplified schematic diagram of the audio amplifier is shown in Figure 5.3. The audio amplifier stages amplify freque from 300 to 3000 hertz. The final amplifier stage uses power






figure 5.1

Assembly A5100, Parts Location and Wiring Diagram.

); ],









Figure 5 . 3 Audio amplifiers, simplified schematic diagram.



transistor Q201 (Q402) and resistor R202 (R402) which are not on the amplifier module. They are mounted in a heatsink on the case. The output of the audio and squelch preamplifier feeds through low-pass filter FL5001, to volume control R101, diode CR5102, and capacitor C5104 to the base of Q5002. The amplified output across load resistor R5114 is direct-coupled to the base of 05104, amplified and direct-coupled to the base of Q201. The amplified output across voltage divider, R5111, R5112 and C5106, in parallel with resistor R202 and the primary winding of transformer T5001. A part of the output is coupled back to the collector of Q5103, across degenerative ac feedback network of R5111, R5112, and C5102. The circuit raises input impedance, reduces audio distortion, and stablizes amplifier gain. The other output across R202 and the primary winding of T5001 is coupled to the secondary of T5001. The output across the full secondary winding of T5001 is coupled through the contacts of relay R5001 to drive the loudspeaker. The output across the center top of the secondary winding provides an unmuted output to the headphones. In transmit mode, a ground is supplied to one side of muting relay K5001, causing it to energi This removes the short across resistor R5117, inserting a 1600 o resistance in series with the loudspeaker, resulting in muted audio output. Capacitor C5108 is an arc suppressor for relay K5

During reception of transmitted signals (no squelch), 16 volts dc is connected to voltage divider R5107, R5108, R5106, and RT5101. The voltage present at the junction of R5107 and R5 is applied through isolating resistor R5109 to the base of Q5102

and establishes the fixed-bias portion of the emitter-to-base bias. The effective resistance of Q5103, which increases or decreases with variations in temperature, provides bias to the emitter of 05102. The collector voltage of 05102 establishes base voltage for Q5104. Temperature-compensated voltage divid R5115 and RT5102 establishes the voltage supplied to the emitt of Q5104. Resistor R5106 develops the collector-to-base bias for Q5104. The emitter voltage of Q5104 establishes the base voltage of Q201(Q402). Diode CR5104 provides a constant volta drop of 0.8 volt dc to the emitter of Q201 (Q402), keeping its emitter voltage constant. This allows a reverse bias to be applied to the base-to-emitter function to prevent thermal runaway at high temperatures. The voltage drop across power resistor R202 (R402) and the primary winding of transformer 75001 establishes the collector voltage for Q201 (Q402). Dc feedback is used to maintain constant collector currents for t transistors to prevent thermal runaway. For the base of trans Q201 (Q402) the network, consisting of resistors R5115 and R51 thermistor RT5102, and Q5104, appears as a voltage divider in which Q5104 is a variable resistor whose value is controlled by its emitter-to-base bias. For the emitter of Q5102, transi Q5103 appears as a variable resistance to ground whose value is controlled by its emitter-to-base bias. An increase in temperature lowers the resistance of a thermistor. An increas in temperature is usually due to an increase in collector currents. The biasing circuits are designed such that a decre in the thermistor resistance results in driving the transistor toward cutoff and returns the collector current to its origina value.

Capacitor C5105 and resistor R5113 produce a time delay cross terminals 2 and 7 of squelch relay K5002 to prevent ey clicks from occuring at the audio output during squelch peration as the 16 volt dc line is disconnected.

#### 5.2 NOPAL Input

The input given to the NOPAL system to generate a test program for the monitor and audio amplifiers is shown in Figure 5.5. A few of the isolated components on the card (CR5103, CR5104, R5117 and C5108) are not included in the circ description because they are not a part of the amplifier circu A test program to test them is generated separately.

The resistors and capacitors are described completely in the circuit description. The diode and transistor models are included from the model library 2. The models are shown in Appendix 1. During testing it was observed that resistor R511 does not exist physically on any of the circuit cards that wer available. Also capacitor C5106 has been charged to  $47\mu$ F from 8.2 $\mu$ F. The circuit description was accordingly charged to incorporate the capacitor change. R5118 was retained as is because of its low resistance in a low current base circuit.

The interface device provided by RCA to test the AN/VRC-1 cards had an additional resistor (RUUT1) 33 Kohm which was not shown on the circuit schematic diagram. This is a capacitor discharge resistor grounding circuit node 1. RUUT3 was measur to be 482 ohms. In the documentation it was shown to be 560 of The measured quantities with +-10% tolerances are used in the circuit description. All of the remaining resistors and capac are assigned 10% tolerance. The diode parameters have 5%, and transistor parameters have 0.5% tolerance.

The test requirements given under the circuit description are the same as the requirements described for the A2100 card.

| _        |                    |                   |               | ••••               |            |              | • • |
|----------|--------------------|-------------------|---------------|--------------------|------------|--------------|-----|
| C        | CIRCUIT J>         | >ES CRIPTIOV      | '' A51E0      | * DEFAUL           | T ' AUDIO  | AMPLIFIER -  | • • |
|          | • CIRCUIT          |                   |               |                    | •          |              |     |
| ·        | : THIS IS          | S MONITOR A       | MPLIFIER      |                    |            |              |     |
| °C       | C5101 1            | 50 1.             | 5UF           | :                  | FAILS      |              |     |
|          | R5102              | 50 3              | 9.1K          |                    | : FAILS    |              |     |
| -        | R51Q1              | 50 2              | 2.7X          |                    | : FAILS    |              |     |
| C        | R51C3              |                   | 560           |                    | : FAILS    |              |     |
|          | R5104              | 2 52<br>52 53 '   | 360           |                    | : FAILS    |              |     |
| -        | C5102              | 52 0              | 15UF          |                    | : FAILS    |              |     |
| C        |                    | 5* * 1 5          |               |                    |            | AILS         |     |
|          | *LiB2              | TR 2N329A         |               |                    |            |              |     |
|          | Q.*                |                   |               |                    |            |              |     |
| C        |                    | 54 * 1 55         | * 3           | : F                | AILS       |              |     |
|          |                    | 01N645            | 5             | •                  |            |              |     |
|          | Q*                 | 0211010           |               |                    |            |              |     |
| C        | v<br>R5105         | 55 3              | 2.2K          | •                  | FAILS      | · .          |     |
|          | C5103              | 55 S              | 15UF          | : F.               |            |              |     |
|          |                    | S AUDIO ATF       |               | • •                |            |              |     |
| C        | : THIS IS<br>R5107 | 2 56              | 1 27          | : FAILS            |            |              |     |
|          | R5107              | 56 57             | 332 :         |                    |            |              |     |
|          | R5108<br>R51C6     | 57 0              | 330 :         |                    |            |              |     |
| (        | RT5101             | 57 0-             |               |                    |            |              |     |
|          |                    |                   |               | : FAILS<br>: FAILS |            | · ·          |     |
|          | C5105              | 2 5ć<br>5ŝ 7      |               |                    |            |              |     |
| C        | R5113              | 2 59              |               | FAILS '<br>FAILS   |            |              |     |
|          | R5110              | Z 59              |               |                    |            |              |     |
|          | •                  |                   |               |                    |            | R AMPLIFIER  |     |
| (        | •<br>DE100         | 55 60             |               | AND EMITTE         | IR FOLLOWE | R            |     |
| •        | R5109<br>*         | 55 60             | 653C :        |                    |            |              |     |
|          |                    |                   |               |                    |            | OR AMPLIFIER |     |
| C        | -                  | <b>5</b> 1 * 1    |               | ND EMITTE          |            |              |     |
| •        |                    |                   | 60 ^ Z        | 62 * 3             | ·: I       | ALLS         |     |
|          | •LIB2              | TR2N33S           |               |                    |            |              |     |
| (        | Q*                 | 61 <b>\$</b>      | 33C           |                    |            |              |     |
| •        | R5114              |                   |               |                    | FAILS      |              |     |
|          | R5115              |                   | 103           |                    | FAILS      |              |     |
| (        | C51.07             | 61 12             | C.470         |                    | : FAILS    | 1            |     |
| •        | C51C4              | 59 6?             | 1.501         |                    | FAILS      |              |     |
|          | 20moioi            |                   | 1 = 3         | i fa               | AILS       |              |     |
| Ĺ        | *L132              | D1N645            |               |                    |            |              |     |
| *        | 6.*                |                   | 5             | -                  |            |              |     |
|          | R5118              | 62 ( <b>!\$</b>   |               | :                  |            |              |     |
| 1        | QQ5103             | 0 * 1             | <b>68</b> * 2 | 65 * 3             | :          | FAILS        |     |
| <b>`</b> | *LI52              | TR2N404A          |               |                    |            |              |     |
|          |                    |                   |               |                    |            |              |     |
| C        | R5111              | 68 13             | 2200          | :                  | FAILS      |              |     |
| C C      |                    | 68 67             |               |                    | FAILS      |              |     |
|          | C51C6              |                   | 47UF          | :                  | FAILS      |              |     |
| C.       | R5116              | 66 🖸              | IK            |                    | FAILS      |              |     |
| N.,      | QQ5134             | 66 <sup>s</sup> 1 | 61 🔻 2        | 12 🛚 🏅             | :          | FAILS        |     |
|          | *LI52              | TR2N329A          |               |                    |            |              |     |
| C        | Q*                 |                   |               |                    |            |              |     |
| ۲.       |                    | 9 12              |               |                    |            |              |     |
|          |                    | LLWING ARE        |               | ERFACE RES         | SISTANCES  |              |     |
| 1        | RUUT1 1            | L 0               | 33K           |                    |            |              |     |
| L        |                    |                   |               |                    |            |              |     |
|          |                    |                   |               |                    |            |              |     |
|          |                    | •                 |               |                    |            |              |     |

Figure 5.5 NOPAL Input For A5100

2

С

C

C

RUUT2 8 153 0 0 ·482 RUUT3 11 \*MODIFY 1 0.10 0.10 > R5101 R5102 R5103 R5104 C5101 C5102 > R5105 C5103 R5107 R5108 R5106 RT5101 > C5105 R5113 R5110 R5109 R5114 R5115 > C5137 C5104 R5118 R5111 R5112 C5106 > R5116 RT51C2 RUUT1 RUUT2 RUUT3 \*MODIFY 2 0.05 0.05 > QDR5101.ID QDR5101.CT 40R5101.CD QDR5102.ID QDR5162.CT QDR5102.CD 0.005 \*MODIFY 3 0.005 > Q45101.IN G65101.II 995101.CED 995101.CET 945101.CCD 995101.CCT > Q65102.IN 965102.II 995102.CED 995102.CET 965102.CCD 995162.CCT > Q65103.IN Q65103.II QQ5103.CED GQ5103.CET Q65103.CCD QQ5103.CCT > Q45104.IN QQ5104.II 0Q5104.CED QQ5104.CET Q45104.CCD QQ5104.CCT PC BOARD EDGE CONNECTOR J 8 TEST\_TERMINALS GND 0 A51\_1 1 2 A51\_2 7 A51\_7 8 A51\_8 9 A51\_9 11 A51\_11 12 A51\_12 13 A51 13 ACTEST\_TERMINALS 3 L PC BOARD EDGE CONNECTOR **GND** 0 .1 A51\_1 2 A51\_2 7 A51\_7 8 A51\_8 9 A51\_9 A51\_11 A51\_12 A51\_13 11 12 13 OBJECTIVES STANDARD 160.0% DIAGNOSIS 50. 2 AMBIGUOUS έC. - 4 AMEIGUOUS ACCURACY MINIMAL 0.50E-02 ZERO DESCRIMINATION 0.10E+02 INACCURACY IN Z 3 SIGNIFICANT DIGITS 1 SORT WITHIN TEST ONLY 1 OPTIMIZE LOGIC 1 MISSING FAILURES SAME AS NOMINAL 5.332+30 10.00E+05 RESISTANCE 1.5JE+31 10.00E+03 IMPEDANCE 00.50E+00 0.10E-03 CURRENT 0.10E+00 03.00E+01 VOLTAGE 1 1 ACHIAS DC OPERATING POINT IS DECIDED BY THE FOLLWING DC SUPPLY UUT IS BEING POWERED NOW BEGIN . . . . • 0.1 E' - 25.5V -7 0 RSUP1 0 16V RSUP2 2 0.1 ε 13 J RSUP4 0.1 Ε 0.0 V INITIAL\_CONDITIONS POWERUP IS BEING POWERED NOW UUT BEGIN RSUP1 9 0 6.1 Ε 25.5V 0.1 16V 2 0 RSUP2 Ē 13 0 6.01 0.1 Ε RSUP4 END END-INITIAL

Figure 5.5 NOPAL Input For A5100 (contin

.

١.

C

C

C

(

(

i.

Ċ

Ç

k

Ń,

Ę,

There are two initial conditions specified. The first one sets power supply RSUP4 to 0.0 volt, thereby turning the audio amplifi off. The second initial condition changes the power supply volta level to 6.0 volts which turns on all the transistors. These levels force the amplifier to operate at its limits.

## 5.3 Evaluation of Tables Generates

The failure dictionary for the A5100 card has initially 81 failure modes. 19 failures are due to resistors which are remove from consideration after circuit simulation. If it becomes desirable to do so, a test program searching for resistor shorts can be readily generated since all necessary failure symptoms are available in the simulation results.

The binary valued diagnosis matrix and assertions table has 162 rows which are generated from 76 different test setups. These tables are not included in this report. They are available on the listings and computer tape accompanying this report.

The ambiguity analysis indicates that with these tests 95% fault diagnosis is possible (see Table 5.1). 30 out of 62 failur can be uniquely isolated. The open failures of the two thermisto RT5101 and RT5102 could not be distinguished from the nominal circuit behavior. This is not surprising because these thermisto are in parallel with low valued resistors and the tolerances on these components effectively hide their open failure. In fact as it was described in the theory of operation of A5100 circuitry it was explained that these thermistors function when the operati temperature of the card increases. This condition arises when the card has been operating at high output levels for some time. Since such a long operation time could not be allowed on an ATE,

5-12

- - ----

|                     | **************** |                    | =============================== |  |
|---------------------|------------------|--------------------|---------------------------------|--|
| QUIVALENCE<br>CLASS | K-AMBIGUITY      | <br>  FAULT ISOLAT | ION PERCENTAGE                  | FAILURE MODES INCLUDED   |
|                     |                  | I CLASS<br>I       | I CUMULATIVE                    |  |
| NOMINAL             | 1                | 1.6%               | <br> <br> <br>                  | I ALL COMPONENTS NOMINAL   |
| )-DIAGNOSIS         | 3                | 4.8%               |                                 | NOMINAL (ALL_COMPS), OPEN (RT5101), OPEN (RT5132).                               |
| 2                   | 2                | 3.2%               | 3.2%                            | OPEN(C5101), OPEN(R5101).  |
| 3                   | 1                | 1.6%               | 4.8X                            | SHORT(C5101).  |
| 4                   | 4                | 6.5%               | 11.3X                           | <br>  OPEN(R51D2), COLL_OPEN(QQ5101), BASE_OPEN(QQ51D1),<br>  EMIT_OPEN(QQ5101). |
| 5                   | 1                | 1.6%               | 12.9%                           | OPEN (R5103).  |
| 6                   | 1                | 1.6%               | 14.5%                           | OPEN (R5104).  |
| 7                   | 1                | 1.6%               | 16.1%                           | OPEN(C5102).   |
| 8                   | 1                | 1.6%               | 17.7%                           | SHORT (C5102).   |
| 9                   | 3                | 4.8X               | 22.6%                           | <br>  BC_SHORT(QQ5101), EC_SHORT(QQ5101), SHORT(QDR5101).                        |
| 10                  | 1                | 1.62               | 24.2%                           | BE_SHORT(QQ5101).  |
| 11                  | 1                | 1.6%               | 25.8%                           | OPEN (QDR5101).  |
| 1                   |                  |                    | •                               |  |

Table 5.1 A5100 Ambiguity Report

•

| E GULVALENCE | K-AMBIGUITY   | FAULT ISOLAT | 21         | FAILURE MODES INCLUDED    |
|--------------|---|--------------|------------|---------------------------|
|              |   | CLASS        | CUMULATIVE |                           |
|              | 12   1   1.6%   27.4%   | 1.5          | 27.4%      | 5).                       |
| 13           |   | 1.62         | 29.02      | OP EN (C5103).            |
| 71           |   | 1.6%         | 30.62      | SHORT (С5103).            |
| 15           |   | 1.6%         | 32.3%      | OP EN (R 5107).           |
| 16           |   | 1.62         | 33.9%      | OP EN (R 5108).           |
| 17           |   | 1.62         | 35.5%      | 0P EN (R 510£).           |
| 86           | 2   | 3.2%         | 387%       | OPEN(CS1D5), OPEN(R5113). |
| 19           |   | 1.6%         | 40.3%      | SHORT (C5105).            |
| 50           | -   | 1.6%         | 41.9%      | OPEN (R 5110).            |
| 21           |   | 1.6%         | 43.5%      | OP EN (R 5109).           |
|              | 9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9 |              |            |                           |

•'

(PAGE 2)

MAIGULTY REPORT

.

•

•

| -           |                      |             |                     |                |   |
|-------------|----------------------|-------------|---------------------|----------------|---|
|             | EQUIVALENCE<br>CLASS | K-AMBIGUITY | <br>  FAULT ISOLATI | ION PERCENTAGE | FAILURE MODES INCLUDED  |
|             |                      |             | CLASS               | CUMULATIVE     |   |
|             | 22                   | 1           | 1.6%                | 45.2%          | COLL_OPEN(QQ5102).  |
|             | 23                   | 5           | 8.1%                | 53.2%          | <br>  BASE_OPEN(QQ51D2), EMIT_OPEN(QQ51D2), OPEN(R5118),<br>  BASE_OPEN(QQ51D3), EMIT_OPEN(QQ51D3).<br> |
| İ           | 24                   | 1           | 1.6%                | 54.8%          | <br>  BC_SHORT(995102).   |
| лİ          | 25                   | 1           | 1.67                | 56.5%          | <br>  BE_SHORT (995102) .<br>   |
| H<br>S<br>I | 26                   | 3           | 4.8X                | 61.3%          | <br>  EC_SHORT(QQ5102), BC_SHORT(QQ5104), EC_SHORT(QQ5104)  |
|             | 27                   | 1           | 1.6%                | 62.9%          | OP EN (R 5114).   |
|             | 28                   | 1           | 1.6%                | 64.5%          | OPEN(R5115).  |
| <br> <br>   | 29                   | 1           | 1.6%                | 66.12          | OP EN (C5107).  |
|             | 30                   | 2           | 3.2%                | 69.4%          | SHORT(C5107), BE_SHORT(QQ5104).   |
|             | 31                   | 1           | 1.6%                | 71.0%          | OPEN(C5104).  |

•

.

•

.

| GUIVALENCE<br>CLASS | K-AMBIGUITY | FAULT ISOLAT | ION PERCENTAGE | FAILURE MODES INCLUDED                     |
|---------------------|-------------|--------------|----------------|--|
|                     |             | CLASS        | CUMULATIVE     |  |
| 32                  | 1           | 1.6%         | 72.6%          | SHORT(C51D4).                              |
| 33                  | 1           | 1.6%         | 74.2%          | OPEN (QDR5102).                            |
| 34                  | 1           | 1.6%         | 75.8%          | SHORT (9DR5102).                           |
| 35                  | 2           | 3.2%         | 79.0%          | I<br>COLL_OPEN(QQ5103), EMIT_OPEN(QQ5104). |
| 36                  | 2           | 3.2%         | 82.3%          | BC_SHORT(445103), SHORT(C5106).            |
| 37                  | 1           | 1.67         | 83.9%          | BE_SHORT (@@5103).                         |
| 38                  | 1           | 1.6%         | 85.5%          | EC_SHORT (QQ5103).                         |
| 39                  | 1           | 1.6%         | 87.1%          | OP EN (R 5111).                            |
| 40                  | 2           | 3.2%         | 90.3%          | OPEN(R5112), OPEN(C5106).                  |
| 41                  | 1           | . 1.6%       | 91.9%          | OP EN (R 5116).                            |
|                     |             |              |                |  |

. \

INBIGUITY REPORT (PAGE 5)

| EQUIVALENCE<br>CLASS | K-AMOlóUITt | ł     | ON PERCENTAGE | FAILURE NODES INCLUDED                                   |
|----------------------|-------------|-------|---------------|--|
|                      |             | CLASS | CUMULATIVE    |  |
| <br>  42             | 2           | 3.2*  | 95.2X         | COLL J>PEN <qq510o<sub>9 BASE.OPEN(QQ51O4).</qq510o<sub> |

Table 5.1 A5100 Ambiguity Report (continued)

.

| = :<br> <br>      | ***********  | ==========================<br> <br>    |                                 | ******* |            |
|-------------------|--|--|---------------------------------|---------|------------|
|                   | K-AMBIGUITY  | I                                      | ACHIEVED<br>C.F.I.P.            | 1       |            |
|                   | · 1  | <br>  · 0.0%                           | 48.47                           | 48.4%   | 30         |
|                   | 2  | 50.0%                                  | 71.0%                           | 22.62   | 7          |
|                   | 3  | 50.0%                                  | 80.6%                           | 9.72    | 2          |
| <br> <br>         | 4  | 80.0X                                  | 87.12                           | 6.5X    | 1          |
|                   | 5  | 20.0%                                  | 95.2%                           | 8.17    | 1          |
| N L<br>D E<br>A C | UMBER OF FAILU<br>UMBER OF EQUIN<br>SIRED LEVEL<br>CHIEVED LEVEL<br>CULT ISOLATION | V. CLASSES<br>OF DIAGNOS<br>OF DIAGNOS | : 42<br>IS: 100.02<br>IS: 95.22 | 2       |            |
|                   |  |  | · .                             |         |            |
|                   |  | ole 5.1                                |                                 | iguity  | Report (cc |

.

C

----

A AA/

.

5 567

.

55

an alternate way would have been to manually warm the termist to observe a decrease in the termistor resistance or output 1 It was decided that doing such a test at this initial investi stage was unnecessary.

The largest ambiguity group (equivalence class 23) has 5 possible failures. One of the failures is due to resistor R5 which has been omitted during manufacturing of the A5100 card The remainder of the failures are due to transistors Q-5102 Q5103. The next largest ambiguity group (class 4) is due to the failures of resistor R5102 and transistor Q5101.

It should be observed that all of the failure functions an equivalence class tend to be the same (i.e. all open or al short). If the failures are due to open, the affected compon are generally in series and no probing is done (it is physica impossible) at their common node. If the failures are due to short, the affected components are generally in parallel and would require the physical removal of a component to determin which one is at fault. Due to the design of the circuit abou 10 probe tests had to be included to achieve this ambiguity 1

Table 5.2 is a summary of the test setup optimization phase. Out of 76 candidate tests only 28 were found to be su while enabling a top down fault isolation design. The first test selected is a dc-power up test which immediately splits large number of possible failures from the nominal. Then, te are selected as the number of possibilities in each as class reduced.

5-19

6

•

INDIVIDUAL ANO *iciki* LNT\*OPY VALUCS

| -    | INDIVI           | DUAL AN   | 0 101K1  | LNT*OP      | Y VALUCS              |                  |                |
|------|------------------|-----------|----------|-------------|-----------------------|------------------|----------------|
| -    | SEQ              | STIN      | # E # 5  | ASSF        | EfcTftOPY             | JOINT EfcTROPY   | EQU1V. CLASS   |
| •    | 75               | 63        | 10       | 15?         | C.8Z6                 | 0.826            | 2              |
|      | 55<br>70         | 52<br>58  | 5<br>1   | 114<br>144  | 0.605                 | 1.360            | 3<br>6         |
| ,*   | 56               | 50        | 6        | 116         | Q.6t3<br>0.449        | , 1.851<br>2.256 | 9              |
|      | 76               | 64        | 10       | 161         | 0.503                 | 2.643            | 13             |
|      | 37<br>68         | 37<br>56  | 1<br>1   | t7<br>138   | 0.394<br>0.394        | 2.956<br>3.262   | 16<br>20       |
| -    | 40               | - 40 -    | i        | 75          | 0.354                 | 3.528            | 23             |
|      | 72               | 60        | 1        | n.<br>70    | 0.3*4                 | 3.746            | 26             |
|      | 58<br>41         | 38<br>41  | 1        | 7C<br>7f    | C.263<br>0.2t3        | 3.053<br>4.146   | 29<br>31       |
|      | 32               | 32        | í        | 5?          | 0.263                 | 4.312            | 33             |
| . '  | *»7              | 47        | 1        | 95          | 0.263                 | 4.466            | 35             |
|      | 69<br>50         | 57<br>50  | 1        | 141<br>1C4  | 0.3*4<br>0.229        | 4.6 08<br>4.746  | 37<br>38       |
|      | 49               | 49        | i        | 1C1         | 0.192                 | 4,859            | 40             |
|      | 8                | 8         | 1        | 14          | 0.2*9                 | 4.961            | 42<br>44       |
|      | 74<br>57         | 62<br>52  | 1<br>7   | 156<br>119  | 0.2t3<br>0.333        | 5.057<br>5.141   | 44             |
|      | 1                | 1         | 1        | 1           | CC96                  | 5.199            | 47             |
|      | 3<br>65          | 3<br>53   | 1<br>1   | 6<br>131    | Q.0V6                 | 5.255<br>5.309   | 48<br>49       |
|      | 73               | 61        | 1        | 152         | 0.CV6<br>0.192        | 5.360            | 49<br>50       |
|      | 2                | 2         | 1        | 3           | 0.333                 | 5.408            | 51             |
|      | 54<br>5          | 52<br>5   | 4<br>1   | 112<br>9    | 0.573<br>0.2b4        | 5.453<br>5.493   | 52<br>S3       |
|      | 39               | 39        | 1        | 73          | 0.0V6                 | 5.517            | 54             |
|      | 67               | 55        | 1        | 135<br>ي    | 0.263                 | 5.542            | 55             |
|      | 4<br>6           | 4<br>6    | 1<br>1   | 11          | 0.0C0<br>0.0C0        | 5*542<br>5.542   | 55<br>55       |
|      | 7                | 7         | 1        | 12          | C234                  | 5.542            | 55             |
|      | 9<br>10          | 9<br>10   | 1<br>1   | 16<br>18    | 0.096                 | 5.542            | 55<br>55       |
|      | 10               | 10        | 1        | 20          | C096<br>0.096         | 5.542<br>5.542   | 55             |
|      | 12               | 12        | 4.       | ZZ          | 0.2fc4                | 5.542            | 55             |
|      | 13<br>14         | 13<br>14  | 1<br>1   | £4<br>It    | 0.0V6<br>C.2&4        | 5.542<br>5.542   | 55<br>55       |
|      | 15               | 15        | 1        | 28          | 0.000                 | 5.542            | 55             |
|      | 16               | 16        | 1        | 29          | 0.096                 | 5.542            | 55<br>55       |
| ,    | 17<br>18         | 17<br>18  | 1<br>1   | 31<br>34    | 0.333<br>C2&4         | 5.542<br>5.542   | 55             |
|      | 19               | 19        | 1        | 36          | 0.167                 | 5.542            | 55             |
|      | 20               | 20        | 1<br>1   | 38<br>40    | 0.2*4                 | 5.5*2            | 55<br>55       |
|      | <i>i</i> 1<br>22 | 21<br>22  | 1        | 40<br>42    | 0.229<br>C.CV6        | 5.542<br>5.542   | 55             |
|      | 23               | 23        | 1        | 44          | O.CuO                 | 5.542            | - 55           |
|      | 24<br>*5         | 24<br>25  | 1<br>1   | 45<br>47    | 0.0*6<br>CCCO         | 5.542<br>5.542   | 55<br>55       |
|      | 26               | 26        | 1        | 48          | C00O                  | 5.542            | 55             |
| •    | 27<br>28         | 27<br>28  | 1        | 49          | 0.2&4<br>0.0CO        | 5.542            | 55<br>55       |
|      | 20               | 20        | 1        | 51<br>52    | 0.224                 | 5.542<br>5.542   | 55             |
|      | 3C               | 30        | 1        | 54          | 0.229                 | 5.542            | 55             |
|      | 31<br>33         | 31<br>33  | . 1      | 56<br>61    | 0.264<br>0.0CO        | 5.542<br>5.542   | 55<br>55       |
|      | 34               | 34        | 1        | 62          | 0.2*4                 | 5.542            | 55             |
|      | 35               | • 35      | 1        | 64          | C229                  | 5.542            | - 55<br>55     |
|      | 36<br>42         | 36<br>42  | 1        | 66<br>ế1    | e.c&o<br><b>0.394</b> | 5.542<br>5.542   |                |
|      | 43               | 43        | 1        | £4          | 0.263                 | 5.542            | 55<br>55<br>55 |
|      | 44<br>45         | 44<br>45  | 1        | 87<br>a9    | C096<br>0.324         | 5.542<br>5.542   | 55<br>55       |
|      | 46               | 46        | i        | 92          | 0.263                 | 5.\$42           | 55             |
|      | 48               | 48        | 1        | 98          | 0.263                 | 5.542            | 55             |
|      | 51<br>52         | 52<br>52  | 1<br>2   | 1C6<br>108  | <b>0.096</b><br>C167  | 5.542<br>5.542   | 55<br>55       |
|      | 53               | 52        | 3        | 110         | C U 7                 | 5.542            | 55<br>55       |
|      | 58<br>59         | 52<br>52  | £<br>9   | 122<br>124  | C096<br>COCO          | 5.542<br>5.542   | 55             |
| · .  | to               |           | 10       | 125         | coco                  | 5.542            | 55<br>55       |
|      | 61               | \$1<br>51 | 11       | 1 <i>Zi</i> | COCO                  | 5.542            | 55             |
| i    | <i>al</i><br>63  | 52<br>52  | 1Z<br>13 | 117<br>1*8  | 60C0<br>6.2*4         | 5.542<br>5.542   | 55<br>55<br>55 |
|      | 64               | 52        | 14       | 130         | 0.000                 | 5.542            | 55             |
| Ċ    | 66               | 54        | 1<br>1   | 1 i!<br>1*7 | 0.2*9<br>C3i4         | 5.542 ,          | 55<br>55       |
| ×.   | 71               | 59        | 1        | 17          | C314                  | 5.542            | 55             |
| *    | OUT OF           | 76 64     | NDIDATE  | TESTS       | 28 Afit KI            | F"TA1*FO         |                |
|      | 221 OF           | Ve CA     |          | .2010       | An A                  |                  |                |
| r ·  |                  |           |          |             |                       |                  |                |
| ·    | -hl-             | ΕO        | 7 5 1 4  | 0           | Toat                  | Cotur and        | Optimicati     |
| .1.9 | abte             | 5.2       | ADI(     | - 01        | rest                  | Report           | Optimizatio    |

on Summary

د. پېښېوند د ورد درو موند ور. د

Report

5.4 NOPAL Specification and ATLAS Program Generation

The NOPAL specification for A5100 incorporating the above features has about 50 test modules, and 42 diagnoses. The listing is available separately in the accompanying documentation and computer tape, A short NOPAL specification to test the isolated single components is shown in Figure 5,6.

Because of the limitations of the memory size of the compute available for software development the bottom part of the NOPAL system is unable to generate <u>one</u> ATLAS program for the A5100 circuit. A temporary solution to the problem was to divide by hand the NOPAL specification for A5100 into four separate specifications. An interesting and encouraging observation was made here. The original circuit description contains two independent subcircuits: the monitor and the audio amplifiers. The original test specification easily divides into two disjoint parts (including the tests and their diagnoses) each relating to only one subcircuit. This behavior is not a coincidence. Any other behavior would have meant an erroneous specification. In the future, we are planning on exploiting this modularity property to speed the generation of specifications.

Various reports generated by the system makes it an easy task to split the specifications into several parts. The most useful tables are the test setup and logic optimization reports. In fact, a separate NOPAL specification can be generated for each diagnosis by simply including all the tests involved in selecting that diagnosis conjunctively. This would result in a large number of ATLAS programs. Instead several diagnoses referring to the desired -failures can be put together, and then all the tests required can be inserted into the specification. Then on

|          | •  |
|----------|--|
|          |  |
|          | NOPAL TEST SPECIFICATION SOURCE INPUT, FILE: SAPL1ST •/  |
| 1PAL     | PROCESSOR OPTIONS SPECIFIED: SAPLIST, NOXR£F1 » CODE » SE«»6rNCXR E F2, N0S0UR CS2   |
| IMT N    | ,  |
|          |  |
| 1        | NOPAL SPEC A5100;<br>/ ************ * ****** **************  |
| •        | · · ·  |
| 2<br>3   | TEST CR51C3.SHORT;<br>PEAS; CONJ:  |
| 4        | <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre></pre> <pre>&lt;</pre>  |
| 5        | LOGIC:  * S.CR5103 ;   |
| 5        | /*************************************   |
| 6        | TEST CR5103_CPEN;  |
| 7        | KEAS: CGNJ:  |
| 8        | (4E3, 39E3) = 7800   |
| 9        |  |
|          | LOGIC: 1° Q.CR5103 ;<br>/************************************  |
| 10       | TEST_CR5104_SHORT;   |
| 11       | *£AS; CONJ:  |
| 12       | <pre><as; conj:<="" td=""></as;></pre>   |
| 13.      | LOGIC:   S.CR5104 ;<br>/************************************   |
|          |  |
| 14       | TEST CR51C4_CPEN ;   |
| 15<br>U  | *EA&; CONJ:<br><a51 9,="" a51_10=""> * OH««€TERC &lt; 4£3<sub>f</sub> 4E3<sub>f</sub> 3963, 28C0);</a51>   |
| 17       | LOGIC: $1^{\circ}$ 0.CR5104 .  |
|          | •  |
| 18       | TEST R5117_CPEN ;  |
| 19       | • HEAS; CONJ:  |
| 2C<br>20 | <a51 4,="" a51_6=""> * CH««£TERC RES_R5117, 1E3, <i>Z.SBZ</i>* 2800)<br/>~ TARGET: R6S.R5117;</a51>  |
| 20       | ASSERT: RES R5117 > 1760;  |
| 22       | LOGIC: 1 0^5117;   |
|          | /**************************************  |
| 21       | TEST RS117_\$H0RT;   |
| 24       | ffEAS;   |
| 25       | ASSERT: RES^R5117 < 1440;  |
| 26       | LOGIC: I S!R5117;  |
|          | /•************************************   |
| 27       | TEST C5108_CPEN ;  |
| 28       | PEAS; CONJ : $(A51.6 \text{ SND}) = (A51.6 \text{ SND})$ |
| 29<br>29 | <a51_6; sno=""> * ZKETERC IMP_C510å, 1E3, 3•5€3•25(0• 8E3)<br/>TARGIT: I«P_C51C8;</a51_6;>   |
| 29<br>30 | ASScRT: IKP C51G8 > 1760;  |
| 31       | LOGIC: / 01c5108;  |
| •        | /******* *****************************   |
| 32       | TEST C5108 SHORT;  |
| 33       | PEAS;  |
| 34       | ASSERT: IKP_C5108 < 1440;  |
| 33       | LOGIC: I Sj:51Q8;  |
| ~ ~      |  |
| 36       | DIA6 S_CR51C3: <shcftt(cfi5 *,="" 1c3)="" fail.msg);<="" td=""></shcftt(cfi5>  |
| 37<br>38 | OIAfe o2cR51C3: <ope»\(cr5103) fail_msg);<br="" »t="">OIAfa SICR51C4: (SHORT (CR5104) t, FAIL_MSG);</ope»\(cr5103)>  |
| 38<br>39 | OIAG O_CR51C4: (OPEN <cr104) <math="">_{gf} FAIL.«SG);</cr104)>  |
| 33       | $g_{1}$ TAL. $00$  |
| •        |  |

. . . . .

. .

. . . . . ...

. . ... ..

--

.....

والهرائ هموانا بتسابيا المراجع والمراجع

Figure 5»6 NOPAL Specification For A5100-Subcircuits

/-

DIAG 0\_R5117: (OPEN(R5117) ,, FAIL\_MSG); DIAG S\_R5117: (SHORT(65117) ,, FAIL\_MSG); 40 41 42 DIAG O\_C5108: (OPEN(C5108) ,, FAIL\_MSG); 43 DIAG S\_C510E: (SHORT(C5108) ,, FAIL\_MSG); MESSAGE FAIL\_MSG: TEXT= "+++++ FAILURE DETECTED - REPLACE (C) +++++ 44 COMP\_FAIL: CR5103, FAILURE=SHORT; 45 46 COMP\_FAIL: CR5103, FAILURE=OPEN ; 47 COMP\_FAIL: CR5104, FAILURE=SHORT; 48 COMP\_FAIL: CR5104, FAILURE=OPEN ; 49 COMP\_FAIL: R5117, FAILURE=SHORT; 50 COMP\_FAIL: R5117, FAILURE=OPEN ; c5108, FAILURE=SHORT; 51 COMP FAIL: FAIL: C5108, FAILURE=OPEN ; 52 COMP / \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \*\*\*\*\*\*\*\*\* \* 53 FUNCTION: OFEN, TYPE=F; 54 FUNCTION: SHORT, TYPE=F; FUNCTION: OHPMETER, FUNCTION TYPE = M, #PINS = 2, 55 PARAM\_1 = (RESISTANCE, T REAL, LIMIT = (OHM, 10E6, 0)), 55 55 PARAM\_2 = (MIN\_RES, S REAL, LIMIT = (OHM, 10E6, C)), PARAF\_3 = (MAX\_RES, S REAL, LIMIT = (OHM, 1066, 0)), 55 55 PARAP\_4 = (REF\_VGLT, S REAL, LIMIT = (MVOLT, 10E3, -10E3)), COMMENTS = "AUTORANGING OHMMETER"; 55 FUNCTION: ZMETER, FUNCTION TYPE = M, "PINS = 2, 5é PARAM\_1 = (CMPLX\_IMP, T REAL, LIMIT = (OHM, 1CE6, O)), PARAM\_2 = (IMP\_MIN, S REAL, LIMIT = (OHM, 10E6, O)), PARAM\_3 = (IMP\_MAX, S REAL, LIMIT = (OHM, 10E6, O)), 56 56 56 PARAM\_4 = (REF\_VOLT, S REAL, LIMIT = (VOLT, 7, 56 .0)). 56  $PARAM_5 = (FREGUENCY, S REAL, LIMIT = (HZ, 12.5E3, 10)),$ COMMENTS = "AUTORANGING COMPLEX IMPEDANCE METER"; 5ć 57 UUT\_POINT : GND, CONNECTOR=(J8); UUT\_POINT : A51\_3 , CONNECTOR=(J8); 58 , CONNECTOR=(J8); 59 UUT\_POINT : A51\_4 UUT\_POINT : A51\_5 έŪ , CONNECTOR=(J8); UUT\_POINT : A51\_6 , CONNECTCR=(J8); UUT\_POINT : A51\_9 , CONNECTOR=(J8); UUT\_POINT : A51\_10 , CONNECTOR=(J8); 61 62 63 64 END A 5100; RROR/WARNING MESSAGES GENERATED DURING NOPAL SYNTAX ANALYSIS: 0 \*STATISTICS \* NO. OF SAP ERRORS = NO. OF WARNINGS = 0 , NO. OF S . RGR/WARNING MESSAGES EENERATED DURING CROSS-REFERENCE: TATISTICS \* NG. OF XREF1 ERRCRS # C NO. OF WARNINGS = Ω RROR/WARNING MESSAGES GENERATED DURING SEGUENCING AND CODE GENERATION: RNING MESSAGES GENERATED DURING CODE GENERATION ARNING\* UUT POINT "GNC" NOT CONNECTED TO ANY ATE PIN ARNING+ UUT POINT "AS1-6" NOT CONNECTED TO ANY ATE PIN ARNING+ UUT POINT "AS1-4" NOT CONNECTED TO ANY ATE PIN ARNING\* UUT POINT "A51-9" NOT CONNECTED TO ANY ATE PIN ARNING = UUT POINT "A51-13" NOT CONNECTED TO ANY ATE PIN ARNING\* UUT POINT "A51-5" NOT CUNNECTED TO ANY ATE PIN ARNING + UUT POINT "AS1-3" NOT CONNECTED TO ANY ATE PIN

Figure 5-6 NOPAL Specification For A5100-Subcircuits (c

the ATE, any one of the programs can be run arbitrarily. If there is a failure, one of the programs will select the diag

This approach implies another interesting possibility. Fault diagnosis and fault isolation programs can be generat separately. The fault diagnosis program (containing only t nominal assertions) would indicate good or bad card only. card is bad, then the fault isolation programs could be run the ATE. During software testing phase of the research, th approach was taken to speed the ATE throughout.

### 5.5 Evaluation of EQUATE Runs

Figure 5.6 shows the NOPAL specification for testing t isolated components on the A5100 card. The execution of th ATLAS program generated for this specification is shown as third test run in Figure 5.7. Test sequence numbers and co points are documented inside the ATLAS program listing whic available separately. The failure detected by the program R5117 was actually due to a bad test point relay on EQUATE

When the same program was executed on EQUATE V, this f disappeared but another failure, short capacitor C5108, sho This was also a malfunction of the ATE, EQUATE V measured O complex impedance at and above 8KHertz.

The first two runs on Figure 5.7 are from an ATLAS pro which were generated from split NOPAL specifications. The run yields all nominal measurements. Test 11 refers to con points 255 and 200. These are not DIU points. When this t is invoked a message appears on the operator consolete givi instructions to connect high end of the probe to circuit no and the low end to ground (node 0). The failure detected i second run is a false alarm due to the resistance measureme

6-24

UUT: UP511. IC REV: 12/14/79 DATE: 12/14/79 20:17:0

TESTING UUT: A5100 DATE 12/14/79 TIME 20:17: 1 33.064 KOHM, 250 MV, 40 KOHM, 3 TIMES, CNX(22,41) 1.546 KOHM, 250 MV, 4 KOHM, 2 TIMES, CNX(59,41) 33.064 KOHM, TEST 1: TECT 3: TE . 6: 1.706 KOHM, -25 DEG, 1004 HZ, 1000 MV, 3.6 KOHM, 12 TIMES, CNX(41, ; TEST 9: 0.402 KOHM, -6 DEG, 1004 HZ, 1000 MV, 3.6 KOHM, 2 TIMES, CNX(41, ; 2. 084 KOHM, 250 MV, 4 KOHM, 1 TIMES, CNX(255,200) 0. 372 KOHM, 250 MV, 4 KOHM, 1 TIMES, CNX(255,253) 120. 451 KOHM, 250 MV, 400 KOHM, 1 TIMES, CNX(255,254) TEST 11: TEST 14: TEST 16: TEST 22: 0.000 KOHM, -44 DEG, 1004 HZ, 1000 MV, 3.6 KOHM, 1 TIMES, CNX(208, UUT IS BEING POWERED NOW TEST 20: APPLIED DC3A, 25.500 V, CNX HI 209 LO 200 . MEASURED 0.0015 AMPS THRU DCSA. TEST 20: APPLIED DC2A, 16.000 V, CNX HI 202 LO 200 . MEASURED 0. 0129 AMPS THRU DC2A. TEST 20: APPLIEB BC2B, 3.600 V, CNX HI 213 LB 200 . MEASURED 0, 0061 AMPS THRU DC2B. UUT: UP511. IC REV: 12/14/79 DATE: 12/14/79 19:44:46 TESTING UUT: A5100 DATE 12/14/79 TIME 19:44:47 TEST 1: 32.980 KOHM, 250 MV, 40 KUEM, 5 (1.15), CNX(59,41) TFOT 3: 1.544 KOHM, 250 MV, 4 KOHM, 2 TIMES, CNX(59,41) TL 7 6: 1.694 KOHM, -24 DEG, 1004 HZ, 1000 MV, 3.6 KOHM, 7 TIMES, CNX(41,22 TEST 9: 0.403 KOHM, -6 DEG, 1004 HZ, 1000 MV, 3.6 KOHM, 5 TIMES, CNX(41,59 2 090 KOHM, 250 MV, 4 KOHM, 1 TINES, CNX(255,200) 

 TEST 11:
 2.080 K0HM, 250 MV, 4 K0HM, 1 TINES, CNX(255,200)

 TEST 14:
 0.371 K0HM, 250 MV, 4 K0HM, 1 TIMES, CNX(252,253)

 TEST 16:
 120.311 K0HM, 250 MV, 400 K0HM, 1 TIMES, CNX(255,254)

 TEST 22:
 0.000 K0HM, -45 DEG, 1004 HZ, 1000 MV, 3.6 K0HM, 1 TIMES, CNX(208,2)

 POSSIBLE FAULTY COMPONENT(S) ----BC-SHORT(QQ5101) OR EC-SHORT(QQ5101) OR SHORT(QDR5101) UUT IS BEING POWERED NOW UUT: UP51M. IC REV: 12/14/79 DATE: 12/14/79 20:4:43 TESTING UUT: A5100 DATE 12/14/79 TIME 20: 4:44 'EST 1: 176250.734 KOHM, 2800 MV, 1000 KOHM, 1 TIMES, CNX(43,37) 

 'EST
 1: 825 KOHM, 2800 MV, 40 KOHM, 2 TINES, CNX(37,43)

 'EST
 3: 36230.823 KOHM, 2800 MV, 1000 KOHM, 1 TIMES, CNX(37,43)

 'EST
 4: 2.013 KOHM, 2800 MV, 1000 KOHM, 2 TIMES, CNX(34,61)

 'EST
 5: 677.064 KOHM, 2800 MV, 40 KOHM, 7 TIMES, CNX(61,34)

 \*\*\*\* FAILURE DETECTED - REPLACE OPEN(R5117) \*\*\*\*\* EST 7: 1.564 KOHM, -89 BEG, 8000 HZ, 2500 MV, 3.6 KOHM, 3 TIMES, CNX(38,41) INISHED TESTING AT 20: 6: 5 JRATION 0: 1:21 ) YOU WISH TO SEE THE FINAL FAULT ISOLATION STATE ? (Y/N) ) YOU WISH TO RERUN THIS PROGRAM? (Y/N)

Figure 5.7 NOPAL Printouts For A5100 Subcircuits

5-25

# UUT: UP5U. 1C REV: 11/2/79 DATE: 11/2/7? 20:2:21

í,

TESTIMG UUT:

| DATE    | 11/  | 2/79 TIME 20      | 2::22            | 2     |      |         |           |              |
|---------|------|-------------------|------------------|-------|------|---------|-----------|--------------|
| TEST    | 1:   | 32. 909 KO        |                  | MV.   | 40   | KOHM,   | 2 TIMES,  | CNX(22,41)   |
| TEST    | 2:   | 1.572 KO          | •                | MV,   |      | KOHM,   | 2 TIMES,  | · · ·        |
| TEST    | 3:   | 17635.283 KO      | IM, 250          | MV,   | 400  | KOHM,   | 4 TIMES,  | CNX(47, 41)  |
| TEST    | 3:   | 10665. 117 KOH    | -                | MV*   | 1000 | KOHM,   | •         | CNX(47* 41)  |
| TEST    | 4:   | 0.154 KGH         | IM* 250          | MV,   | 4    | конм,   | 2 TIMES,  | CNX(48,41)   |
| TEST    | 5:   | 89981.338 KQH     | IM* 250          | MV,   | 400  | KOHM,   | 1 TIMES,  | CNX(61,41)   |
| TEST    | 5:   | 109305.650• K     |                  | ΜV,   | 1000 | • KOHM, |           | CNX (61, 41) |
| -TEST   | 6:   | 0.432 KO          | IM, 250          | MV,   | 4    | KOHM,   | 2 TIMES,  | CNX(33* 41)  |
| TEST    | 7:   | 72552.555 KOP     | IM, 250          | MV*   | 400  | KOHM,   | 1 TIMES,  | CNX(24* 41)  |
| TEST    | 7:   | 95795.853 KQ      | IM, 250          | MV,   | 1000 | KOHM,   | 2 TIMES*  | CNX<24* 41)  |
| TEST    | s:   | SI. 1S4 KOH       | IM, <b>250</b>   | MV,   | 400  | KOHM,   | 13 TIMES, | CNX(25*41)   |
| TEST    | 9:   | 34.530 KOH        | IM, <b>250</b>   | MV,   | 40   | KOHM,   | 5 TIMES,  | CNX(59, 22)  |
| TEST    | 10:  | 24494.642 KOH     |                  | MV,   | 400  | КОНМ,   | 4 TIMES,  | CNX(47*22)   |
| TEST    | 10:  | 10142.093 KOH     | IM, 250          | MV,   | 1000 | KOHM,   | 14 TIMES, | CNX(47*22)   |
| TEST    | 11:  | 33.053 KOH        | IM. 250          | MV,   | 40   | KOHM,   | 10 TIMES, | CNX(48,22)   |
| TEST    | 12:  | 132603. 902 KG    | )HM, <b>250</b>  | ) MV, | 400  | KOHM,   | 1 TIMES,  | CNX(61* 22)  |
| TEST    | 12:  | 107595.991 KG     | )HM, <b>250</b>  | ) MV, | 1000 | ) KOHM* | 2 TIMES*  |              |
| TEST    | 13:  | 33.203 KOH        | IM, <b>250</b>   | MV,   | 40   | KOHM,   | 3 TIMES,  | CNX(33, 22)  |
| TEST    | 14:  | 797590.956 KG     | )HM* 250         | ) MV, | 400  | KOHM,   | 1 TIMES,  | CNX(24* 22)  |
| TEST    | 14:  | 134439.442 KC     | онм, 250         | ) MV, | 1000 | ) KOHM, | 2 TIMES*  |              |
| TEST    | 15:  | 92.510 KOH        |                  | MV,   |      | KOHM,   | 13 TIMES, | CNX(25,22)   |
| TEST    | 16:  | 10709.460 KOH     | IM, 250          | MV,   | 400  | KOHM,   |           | CNX(47* 59)  |
| TEST    | 16:  | 10428.643 KOH     |                  |       | 1000 | KOHM,   | 12 TIMES, | CNX(47,59)   |
| TEST    | 17:  | 1.726 KOH         | IM, 250          | MV,   | 4    | KOHM,   | 2 TIMES,  | CNX(43,59)   |
| TEST    | IS:  | 292449.814 KC     |                  | ) MV, | 400  | KOHM,   | 1 TIMES,  | CNX(61* 59)  |
| TEST    | IS:  | 115824.900 KC     | онм, 250         | ) MV* | 1000 | ) KOHM, | 2 TIMES,  | CNX(61* 59)  |
| TEST    | 19:  | 2.050 KOH         | IM, 250          | MV,   | 4    | KOHM*   | 2 TIMES*  | CNX(33* 59)  |
| TEST    | 20:  | 117108.331 KC     | онм, 250         | ) MV, | 400  | KOHM,   | 1 TIMES,  | CNX(24, 5?)  |
| TEST    | 20:  | 188795.573 KC     |                  | ) MV, | 1000 | ) KOHM, | 2 TIMES,  | CNX(24,5?)   |
| TEST    | 21:  | <b>79.124</b> KOH |                  |       | 400  | KOHM,   | 12 TIMES, |              |
| TEST    | 22:  | 12046.924 KOH     | м, 250           | MV,   | 400  | KOHM,   | 5 TIMES,  | CNX(48* 47)  |
| TEST    | 22*  | 10706.993 KOH     | M* 250           | MV*   | 1000 | KOHM,   | 14 TIMES* | CNX(48*47)   |
| TEST    | 23:  | 295231. 104 KG    | )HM, <b>250</b>  | ) MV, | 400  | KOHM,   | 1 TIMES,  |              |
| TEST    | 23:  | 495060.784 KC     | )HM, <b>250</b>  | ) MV, | 1000 | KOHM,   | 2 TIMES,  | CNX(61,47)   |
| * * * * | GOOL | UUT •••*          |                  |       |      |         |           |              |
| FINIS   |      | TESTING AT 20     | :10:50           |       |      |         |           |              |
| DURAT   |      | 0:8:23            |                  |       |      |         |           |              |
|         |      | SH TO SEE THE     |                  |       |      |         | STATE ? ( | (Y/N)        |
|         |      | SH TO RERUN 7     |                  |       |      | 1)      |           |              |
| TERHI   | NATE | EQUATE PROGR      | AM - <b>'A51</b> | 00-1' |      |         |           |              |

and a second of

----**-**. **.** . . . . . .

. . . . . . .

Figure 5.7 NOPAL Printouts For A5100 Subcircuits (conti

TESTING UUT: A5100-2 DATE 11/ 2/79 TIME 20:14: 7 1: 14919.502 KOHM, 250 MV, 400 KOHM, 4 TIMES, CNX(33,47) TEST 1: 11598.958 KOHM, 250 MV, 1000 KOHM, 15 TIMES, CNX(33,47) 2: 943503.348 KOHM, 250 MV, 400 KOHM, 1 TIMES, CNX(24,47) TEST TEST 2: 98167.027 KOHM, 250 MV, 1000 KOHM, 2 TIMES, CNX(24,47) TEST TEST 3: 11687.993 KOHM, 250 MV, 400 KOHM, 7 TIMES, CNX(25,47) TEST 3: 10787. 617 KOHM, 250 MV, 1000 KOHM, 19 TIMES, CNX(25,47) TEST 4: 356212.721 KOHM, 250 MV, 400 KOHM, 1 TIMES, CNX(61,48) TEST 4: 225281.575 KOHM, 250 MV, 1000 KOHM, 2 TIMES, CNX(61,48) 

 TEST
 4:
 225281.575
 KOHM,
 250
 MV,
 1000
 KOHM,
 2
 TIMES,
 CNX(61,48)

 TEST
 5:
 0.635
 KOHM,
 250
 MV,
 4
 KOHM,
 2
 TIMES,
 CNX(33,48)

 TEST
 6:
 124624.512
 KOHM,
 250
 MV,
 400
 KOHM,
 1
 TIMES,
 CNX(24,48)

 TEST
 6:
 92530.249
 KOHM,
 250
 MV,
 400
 KOHM,
 1
 TIMES,
 CNX(24,48)

 TEST
 6:
 92530.249
 KOHM,
 250
 MV,
 400
 KOHM,
 1
 TIMES,
 CNX(24,48)

 TEST
 7:
 71.553
 KOHM,
 250
 MV,
 400
 KOHM,
 15
 TIMES,
 CNX(25,48)

 TEST
 8:
 211.051
 KOHM,
 250
 MV,
 400
 KOHM,
 4
 TIMES,
 CNX(25,41)

 TEST
 9:
 0.089
 KOHM,
 250
 MV,
 400
 KOHM,
 2
 TIMES,
 CNX(24,43)

 TEST
 10:
 564.010
 TEST 14: IMPEDANCE 1623. 6 OHM, -24. 9 DEG, 1. 0 KHZ, REF-VOLTAGE 1000 MV, ITERATED 1 TIMES, CNX HI 41 LO 22 . TEST 15: IMPEDANCE 415.9 OHM, -6.6 DEG, 1.0 KHZ, REF-VOLTAGE 1000 MV, ITERATED 1 TIMES, CNX HI 41 LO 59 . TEST 16: IMPEDANCE 144. 6 OHM, -0. 3 DEG, 1. 0 KHZ, REF-VOLTAGE 1000 MV, ITERATED 1 TIMES, CNX HI 41 LO 48 . TEST 17: IMPEDANCE 2035. S OHM, -27. 6 DEG, 1. 0 KHZ, REF-VOLTAGE 1000 MV, ITERATED 1 TIMES, CNX HI 41 LO 25 . TEST 18: IMPEDANCE 77. 0 GHM, -12. 1 DEG, 1. 0 KHZ, REF-VOLTAGE 1000 MV, ITERATED 1 TIMES, CNX HI 47 LO 59 TEST 19: IMPEDANCE 2498. 1 OHM, -24. 4 DEG, 0. 1 KHZ, REF-VOLTAGE 100 MV, ITERATED 1 TIMES, CNX HI 41 LO 22 . TEST 20: IMPEDANCE 423. 4 DHM, -7. 3 DEG, 0. 1 KHZ, REF-VOLTAGE 100 MV, ITERATED 1 TIMES, CNX HI 41 LO 59 TEST 21: IMPEDANCE 144. 6 OHM, 0. 6 DEG, 0. 1 KHZ, REF-VOLTAGE 100 MV, ITERATED 1 TIMES, CNX HI 41 LO 48 . TEST 22: IMPEDANCE 2127. 6 OHM, 4. 4 DEG, 0. 1 KHZ, REF-VOLTAGE 100 MV, ITERATED 1 TIMES, CNX HI 41 LO 25 . TEST 23: IMPEDANCE 183. 5 OHM, -64. 1 DEG, O. 1 KHZ, REF-VOLTAGE 100 MV, ITERATED 1 TIMES, CNX HI 47 LO 59 . FINISHED TESTING AT 20:22: 8 DURATION 0: 8: 1 DO YOU WISH TO SEE THE FINAL FAULT ISOLATION STATE ? (Y/N) DO YOU WISH TO RERUN THIS PROGRAM? (Y/N) TERMINATE EQUATE PROGRAM 'A5100-2'

Figure 5.7 NOPAL Printouts For A5100 Subcircuits (cc

5-27

ter are contrologic control of the control of the

-----

· · · · · · ·

• .

across diode CR5101. The simulation results expected very l resistance (> 400 Kohm). However test equipment measured approximately 120 Kohm. Such a large discrepency is due to inaccurate EBERS-MOLL model of the transistor and diode at v low current levels. Unfortunately, this is a case which re a change in the semiconductor model to remove the inaccuracy

The last two runs illustrate the performance of a diagr program which contains only nominal assertions. The output A5100-1 shows that upon the completion of all test the UUT i found to be nominal under the tests conducted so far. The c labelled A5100-2 does not contain a "nominal UUT" message. this case, the problems arose from the fact that the EQUATE make accurate impedance measurements when the reference volt is less than one volt. This poses a serious problem in circ simulation because ac circuit behavior is simulated utilizir small-signal response where linearity is assumed at levels w close to the operating point. Higher voltage levels (such a start pushing the semiconductors to their conducting and nor conducting ranges during the application of the sinusoidal i This problem can best be alleviated by removing the line-vol modulation which is present on the floating ac-standard sign (approximately 0.2 volts) on the EQUATE.

5-28

CHAPTER VI

#### Conclusion

In the course of the research it was decided that no major changes to the NOPAL system should be done to highlight and understand the deficiencies and successful aspects of the current implementation. In our view this rigidity was necessary at this time because there is no other methodology (manual or automatic) which can be compared to NOPAL to determinits effectiveness. Hence this version of NOPAL will serve as a baseline for our future developments. During the past year minor changes which do not conflict with the concept of NOPAL were introduced. Because these changes are minor and do not influence the operation of the algorithm a separate documentation for the system is not required.

The NOPAL system has been used to generate specifications diagnose and isolate the failures in two analog circuit cards. Portions of these specifications were used to generate many short ATLAS programs to test for specific failures. As the research progressed, it was found that the NOPAL concept of automatic programming indeed works well as intended. That is, once a circuit description is available, the generation of ATLAS programs and the specification of tests for a given circuit can be done completely automatically. However, occasionally it may be necessary to evaluate the intermediate results to understand the progress of program generation. Because the only input to the system is the circuit description of the card to be tested, the accuracy of the models used in the input becomes the most critical component of the process. This is especially important in the case of semiconductors. When a technician tests, say a diode, several hundred percent tolerance on its reverse impedance would pass his inspection. However, in the case of circuit component modelling this tolerar must be specified precisely, or else the NOPAL system may put the go-nogo limits in ranges which result in a large number of false alarms.

The following comments identify some problem areas which need further investigation:

- A laboratory type setup to verify the published semiconduct models is required. If the models have not been previously published, a facility to develop circuit analysis models is needed. This would reduce the chances of unsuccessful ATE runs due to wrong component modelling,
- 2. The ATLAS programs generated by NOPAL tend to be several thousand statements long. The EQUATE executes ATLAS statements very slowly. The code should be optimized. For example, if the programs execute the test performance logic of the fault isolation tree, the programs would run faster.
- 3. In many cases the specifications generated become very lengthy. It becomes a serious problem to generate partial programs. The NOPAL system can be modified such that it generates several programs, if it becomes impossible to fit it all at once into memory.
- 4. Circuit simulation time can be reduced significantly by taking advantage of circuit topology and failure definition
- 5. When the tests performed at the available test points do no result in satisfactory fault isolation levels, the NOPAL system may automatically select a minimum number of manually probed test points.

- 6. Finally the test selection strategy should be improved and designed to operate in ranges where the ATE is most accurate. The designer should be warned if any test is selected where the accuracies of the stimulus and measurement are marginal according to the ATE performance specification.
- 7, Tests which result in long delays, such as resistance measurement across capacitive loads, should be avoided. Such cases should be found by circuit simulation and replaced by appropriate impedance measurements.

#### REFERENCES

- [1] C. Tinaztepe "Automatic Test Design," Ph.D. Dissertation, Department of Computer and Information Science, University of Pennsylvania, 1977 (Also Report ECOM-75-0650-F-2, U.S. A: Electronics Command, Fort Monmouth, N. J. 07703, June 1978.
- [2] C. Tinaztepe, R. Sangal, H. Che, and N.S. Prywes, "NOPAL Program Generator: System and Program Documentation Department of Computer and Information Science, Moore Schoo! of Electrical Engineering, University of Pennsylvania, Philadelphia, Pennsylvania, Nov. 1978.
- [3] R.D. Graubart, "A Case Study of Using a Nonprocedural Language for Automatic Testing of Electronic Equipment,<sup>11</sup> Department of the Army, Headquarters U.S. Army Communication and Electronics Material Readiness Command, Fort Monmouth, N. J. Dept. 1979
- [4] "EQUATE ATLAS Programming Manual for AN/USM-410 (XE-3) (V) Electronic Test Equipment Test Station," Electronics Systems Procurement Division, Production and Procurement Ditorate, U.S. Army Electronics Command, Fort Monmouth, N.J. Rep. 410XE3.PM, CR76-588-021, Sept. 1976.
- [5] T. Rubner-Peterson, "Network Analysis Program, NAPZ," Techn: University of Denmark, Lyngby, Denmark, March 1973.
- [6] H. Che and Y. Chang, "The NOPAL Language: Specification and Uses Manual," Department of Computer and Information Scien-University of Pennsylvania, Philadelphia, Pa., August 1976, Moore School Report #76-04.
- [7] Y.K. Chang, "Automatic Test Program Generation," Ph.D. Dissertation, Department of Computer and Information Science, University of Pennsylvania, 1977. (Also Report ECOM-75-0650-F-1, U.S. Army Electronics Command, Fort Monmouth, N.J. 07703, March 1978).
- [8] "Super Sceptre Solid State Model Library," Department of Electrical Engineering, University of South Florida, Tampa, FL, 1976.
- [9] "Transistor and Diode Model Handbook," Air Force Systems Command, Kirtland Air Force Base, New Mexico, Oct. 1969, Technical Reprot No. AFWL-TR-69-44.

#### NOPAL PUBLICATIONS LIST

TOP PART:

**REPORTS:** 

- (1) "Automatic Test Design," Research and Developmen Technical Report ECOM-75-0650-F-2, ECOM U. S<sub>#</sub> Army Electronics Command, Fort Monmouth, New Jer: June 1978,(Contract DAAA-25-75-C-0650, by C. Tin.
- (2) "Automatic Test Program Generation for Automatic Test Systems," submitted to the U.S. Army, Frank; Arsenal, Philadelphia, Pennsylvania, University < Pennsylvania, Moore School of Electrical Enginee: Technical Progress Report, March 23, 1978, (by C. Tinaztepe, R. Berkowitz)•
- (3) "Automatic Test Design A Case Study," M.S. The: University of Pennsylvania, Moore School of Elec Engineering, Philadelphia, Pa., August 1979 (by : Linguiti).

PAPERS:

- (1) "Automatic Test Design," MIDCON <sup>f</sup>77, Electronic Show and Convention, Chicago, Illinois, November 1977, (by R. Berkowitz, N.S. Prywes, C. Tinaztep\*
- (2) "Automatic Test Design for Fault Diagnosis in An-Circuits," ATFA <sup>f</sup>77, Advanced Techniques In Fail Analysis Symposium, Los Angeles, California, Sep 27-29, 1977 (by C. Tinaztepe).
- (3) "Automated Test Program Generation For Fault Diain Analog Circuits," 20th Midwest Symposium on C and Systems, Lubbock, Texas, August 15-16, 1977, (by C. Tinaztepe).

#### OTTOM PART:

#### EPORTS:

- (1) "A Case Study of Using a Nonprocedural Language for Automatic Testing of Electronic Equipment," Department of the Army Headquarters U.S. Army Communications and Electronics Material Readiness Command, Fort Monmouth, N. J., Sept. 1979 (Contract DAAB07-79-C-1945, by Richard D. Graubart) and Moore School Report #79-02.
- "NOPAL Program Generator: System and Programming Documentation," Technical Report to Automatic Test Support Systems, Communications Research and Development Command, U.S. Army, Fort Monmouth, N.J., November 1978, Contract NOOO14-76-C-0416, by C. Tinaztepe, R. Sangal, H. Che, N. Prywes).
- (3) "The NOPAL Language Specification and User Manual," Moore School Report No. 76-04, Moore School of Electrical Engineering, University of Pennsylvania, Philadelphia, Pennsylvania, 19104, August 1978 (Contract DAAA-25-75-C-0650, by Her-daw Che and Yung Chang).
- (4) "The NOPAL Processor: Inter-Test Sequencing," M.S. Thesi Moore School of Electrical Engineering, University of Pennsylvania, Philadelphia, Pa., 19104, May 1978. (by Joseph F. Weiss).
- (5) "Automatic Test Program Generation," Research and Development Technical Report ECOM-75-0650-F-1, U.S. Army Electronics Command, Fort Monmouth, N. J., 07703, March 1978 (Contract DAAA-25-75-C-0650, by Yung Chang).
- (6) "NOPAL Processor: Intra-Test Sequencing," Research and Development Technical Report ECOM 75-0650-F, U.S. Army Electronics Command, Fort Monmouth, N.J., 07703, January 1978 (Contract DAAA-25-75-C-0650, by Ronald Berman).
- (7) "Automatic Computer Program Generation For Automatic Testing Systems," Report #FCF-3-75, U.S. Army Armament Command, Frankford Arsenal, Philadelphia, PA., 19173, January 1975 (Contract #DA-36-034-ORD-3347, by Noah S. Prywes).

#### PAPERS:

 "Automatic Test Program Generation," AUTOTESTCON '77, IEEE International Automatic Testing Conference, Hyannis, Massachusetts, November 2-4, 1977, (by C. Tinaztepe, Y. Chang, N. Prywes).

#### OVERVIEW OF TOP AND BOTTOM PARTS:

- (1) "Generation of Software for Computer Controlled Test Equipment For Testing Analog Circuits," IEEE Transacti on Circuits and Systems, Special Issue on Automatic Analog Fault Diagnosis, Vol. CAS-26, No. 7, July 1979, (by C. Tinaztepe, N. Prywes)
- (2) "Automatic Test Program," AUTOTESTCON '77, IEEE International Automatic Testing Conference, Hyannis, Massachusetts, November 2-4, 1977, (by C. Tinaztepe, Y. Chang, N.S. Prywes).
- (3) "NOPAL: Automated Design and Programming of Testing," IFIP '77, International Federation of Information Proc Congress, Toronto, Canada, August 8-12, 1977, (by N.S. Prywes, Y. Chang, C. Tinaztepe).

# APPENDIX

- Diode and Zener Diode Models 1N645, 1N4001, 1N752A
- 2. Transistor Models ZN329A, 2N335, 2N404A

----internal node I is the cathode JURGEN/EXP/ A -D.25100E-09 0.25100E-09 > 3 0.35314E-01 L i. -2.00 U 0.10 0.12500±-03 c 1 ÛIF 1 5 -0.251006-09 0.10800E-10 C TRAN / / E 0.26 0 -1 
 S
 1
 2
 C.TEBDUE 

 S
 1
 2
 C.TEBDUE 

 D
 1
 2
 C.TEBDUE 

 D
 1
 2
 1+CURGEN (VID)

 T
 1
 2
 1\*CTRAN (VID)

 L
 1
 2
 1\*CDIF(IID)

 E
 2
 3
 E-S32001
 ε -0.57 0.532005-03 - ···· . **.** . 01N4261 + 32 TERNAL NODE 1 IS THE ANODE TERNAL NODE 3 IS THE CATHODE -0.80000E-08 8 0.80000E-08 > 0.47619E-01 L -0.20 0 0.80 0.24000E-04 C -0.80000E-08 0.13000E-10 C 1.00 0 -1 E GEN/EXP/ A D 1 <u>e</u> F 1 AN / / B 0.130002-1 1 2 0.640002+99 1 2 1×CUR GEN (VID) -0.4100( 2 1 1×CTRAN(VID) 2 1 1\*CDIF(IID) • S. ·• • • 21N752A 2 IN/EXP/ A -3.125E-10 E J 0 0.32468E-31 L -2.0 1.1255-10 > -2.0 U 0.8 P/TAB2/ -3.0 -10.0 > -1.0 -6.0 > - 2. c -0.5 > - 0 . c -6.05 > -0.5 -0.22-32 > -0.15-38 -0.4? > 0.0 > 0.1E-08 1.0 > 0.18-05 4.9 0.1E-05 > 5.27 C.1E-J2 > .92 5.34 > 5.41 .05 e 0.312-05 c -0.125E-10 1 0.373E-19 C 1 2 0.75 > D -1.3 E -0.5 0.157 2 1 2 1 1 \* CURGEN (VID) 1 2 ž 1 \*ZENCUR (VIZ) 1 1 + CTRAN(VID) 2 1 1 \* COIF(VID) Ż 3 11

```
192
      TRENZERA
NTRAW/ / E
                0.28000E-10
                                C
                                       0.0
                                                -1
                                                    Ē
                                                           -0.470(
                                            D
EMTRAN.5 IS CONSTANT OF THE EMITTER. TRANSITION CAPACITANCE (COE)
ENTRAN.C IS EMITTER BASE JUNCTION CONTACTPOTENTIAL (FIE)
IMTRAN.D IS -1
EMTRAN.E IS NEGATIVE OF EMITTER JUNCTION
                                       GRADING CONSTANT (-NE)
           A -C.21600E-13 B
                                        C.21600E-13 D 0.25641000E
TCUR/EXP/
(MTCURIA IS NEUATIVE OF EMITTER BASE SATURATION CURRENT ->
                    MEASURED IN THE ACTIVE REGION
MICUR.8 IS EMITTER GASE SATURATION CURRENT MEASURED IN >
                       THE ACTIVE REGION
MTCUR.D IS THE INVERSE OF CONSTANT OF EMITTER BASE JUNCTION >
                       EQUATION (VTE)
        1
                   3.216008-13
TDIF/
           A
                     3.62200E-10
LDIF/
        1
                                       0.62200E-10 0
                    -C.62200E-10 3
                                                             0.34481
LLCJR
       /EXP/ 2
OLLCURIA IS NECATIVE OF COLLECTOR BASE
                                        SATURATION CURRENT
                                                             >
            MEASURED IN THE ACTIVE REGION
DELCURIE IS THE COLLECTOR BASE SATURATION - CURRENT >
             HEASURED IN THE ACTIVE REGION
DELCURID IS THE INVERSE OF CONSTANT OF COLLECTOR BASE JUNCTION >
                       EQUATION (VTC)
                0.96000E-10 C
                               0.80000E 00 D -1
 TRANK / E
                                                             -0.5000
                                                     Ξ
 TRAN-B IS CONSTANT OF THE COLLECTOR TRANSITION CAPACITANCE
                                                             >
                        EQUATION (COC)
 TPANIC IS COLLECTOR HASE JUNCTION CONTACT – POTENTIAL (FIC)
 TRAN.D IS -1
 TRAN.E IS NEGATIVE OF COLLECTOR JUNCTION GRADING CONSTANT (-NC)
   2
        4
             353.00000 :BASE BULK RESISTANCE
    4
          3
                 C.SCCCDE CO :EMITTER BASE JUNCTION LEAKAGE RESISTAN
    3
          4
                1 * EMTCUR (VIE)
         3
              1*EMTRAN(VIE)
   4
        0.390UPE 02*
 P1=
                       0.88CC0E-C7
 MP2 =
       1+ EMTDIF(IIE)
         3
    4
              1*PTEMP1*PTEMP2
   4
         5
                 C.97200E 00 IIE
        5
                3.53603E 38 :COLLECTOR BASE JUNCTION LEAKAGE RESISTA
   4
              1+COLLCUS(VIC)
   5
        5
             1+CLTRAN(VIC)
   4
         C.29001E 02* 0.14000E-04
 1F3=
  • P 4 =
        1 * COLDIF(IIC)
     4
           5
                1+PTEMP3*PTEMP4
                 0.36c00E 00 IIC
         3
   4
   5
         1
                  0.32000E 02 COLLECTOR BULK RESISTANCE
```

```
LI-52 TR<.HZ.5 •
•\TKA\/ / O C.51CCrg-1j C !•£' i> -1 E -G.43QI
EVTRA'.5 IS CON?TA;*T OF THC EMITTEK TRANSITION CAPACITANCE (COE)
SVITPA^.C IS C'ITTE^ BASE JUNCTION CONTACTPOTENTIAL (FIE)
L^TP^.0 15 -1
:VTSA>*.S IS NEGATIVE OF EMITTEK JUNCTION GRADING CONSTANT (-NE)
MTCUR/CX?/ A -T.4±03d-.12 2 :.45433E-12 D 0.?37c3990E
i^TCJR.A IS NEGATIVE OF EMITTER &ASE SATURATION CURRENT >
                     MEASURED IN THE ACTIVE REGION
L*TCJ3.3 IS E11<sup>T</sup>TER 5ASB SATURATION CURRENT MEASURED IN >
                         THE ACTIVE REGION
<sup>, v</sup>TCJ?.D IS THE IWESSD OF CONSTANT OF EMITTER 3ASE JUNCTION >
                        EQUATION (VTE)
       / A
TDIF/
                   0.4?430E-12
L^IF/ / A Ct27i3GE-11
LLCJ^J /EXP/ - -C.27S30E-11 B C.27800E-11 D C
CLLCJK.A IS NEGATIVE CF COLLECTOR 5AS£ SATURATION CURRENT >
                                                                C.337S
             Mc^SURSD IN THE ACTIVE REGION
CLLCJR.J IS THE COLLECTOR 3ASE SATURATION
                                              CURRENT >
             KEASUPEO IN The ACTIVE REGION
OLLC'JR.D IS THE INVERSE OF CONSTANT OF COLLECTOR BASE JUNCTION >
                        EQUATION (VTC)
                                    0..CC030E OQ D -1 £ -3.323;
THĤH/ / 't
                 :.1QCCO£-1D C
 LTR*M.3 IS CONSTANT CF THE COLLECTOH TRANSITION CAPACITANCE >
                         EQUATION (COO
 ,T?*>4.C IS COLLECTOR 6ASE JUNCTION CONTACT POTENTIAL (FIC)
 .TRAN.D IS -1
 .TR'^.E IS NEGATIVE OF COLLECTOR JUNCTION GRADING CONSTANT (-NC)
   I
        t>
               3<sup>c</sup>5 • CCCCC : BAS£ SULK RESISTANCE
                   U.5CCCOE 3b :SMITTER ??ASE JUNCTION LEANAGE RESISTAN
    ٨
           2
     ٨
                 1«E>ITCU<sup>®</sup> (VIE)
           3
              1=EMTRAN(VIE)
   4
 !E1≢
         0.29600c :2*
                          3.615CCE-0?
 MP2 = 1 * EATDTE CUE).
         i 1*PTE*P1*PT£*P2
    4
   5
         4
                   3.98irOE 30 HE
                C.53CC3E C£ COLLECTOR 2ASE JUNCTION LEAKAGE RESIST-
   4
         5
              1*C0LLCUfi(VIC)
        5 1*C0LLCUfi(VIC
5 1*CLT9AN (VIC)
    4
    4
 NPla
         0.4?6?CE C2* i.46GCCE-2fc
 MP4 =
         1*C0LuIF (IIC)
           5 1 *PT£*!P3*Pf EXP4
      4
                 J.5CC30E 30 IIC
    3
          *.
   5
          1
                   C.esCQGE 02 : COLLECTOR £UL< RESISTANCE
```

2

NTERNAL NODE 1 IS COLLECTOR NTERNAL NODE 2 IS BASE NTERNAL NODE 3 IS EMITTER 0.15600E-10 C 1.2 D -1 E -0.5920 TRAN/ / B MTRAN.B IS CONSTANT OF THE EMITTER TRANSITION CAPACITANCE (COE) MTRAN.C IS EMITTER BASE JUNCTION CONTACTPOTENTIAL (FIE) MTRAN.D IS -1 MTRANLE IS NEGATIVE OF EMITTER JUNCTION GRADING CONSTANT (-NE) TCUR/EXP/ A -0.203005-04 8 0.20300E-04 > D 0.42918440E-01 L -8.0 9.7 U. MILURIA IS NEGATIVE OF EMITTER EASE SATURATION CURRENT > MEASURED IN THE ACTIVE REGION NTCUR-3 IS EMITTER BASE SATURATION CUPRENT MEASURED IN THE ACTIVE REGION NTCUR.D IS THE INVERSE OF CONSTANT OF EMITTER BASE JUNCTION > EQUATION (VTE) 0.20200E-04 TDIF/ 1 1 LDIF/ 0.21400E-04 1 A -C.21406E-04 = 0.21406E-04 > LLCUR /EXP/ A D U.45662110E-01 L -8.0 0.7 U U GLECURIA IS NEGATIVE OF COLLECTOR BASE SATURATION CURRENT > MEASURED IN THE ACTIVE REGION CLECURIE IS THE COLLECTOR BASE SATURATION — CURRENT > MEASURED IN THE ACTIVE REGION GLLCURID IS THE INVERSE OF CONSTANT OF COLLECTOR BASE JUNCTION > EGUATION (VTC) 0.566CCE-10 C 0 0.3130CE+01 D -1 E TRAN/ / B -0.826 LTRAN.5 IS CONSTANT OF THE COLLECTOR TRANSITION CAPACITANCE. > EQUATION (COC) LTRAN.C IS COLLECTOR EASE JUNCTION CONTACT POTENTIAL (FIC) LTRAN.D IS -1 LTRAN.E IS NEGATIVE OF COLLECTOR JUNCTION GRADING CONSTANT (-NC) 1.90000 :BASE BULK RESISTANCE 2 4 3 -0.64700E+07 :EMITTER BASE JUNCTION LEAKAGE RESISTAN 4 1 \* EMTCUR (VIE) 1+EMTRAN (VIE) ĩ 3 4 EMPES 0.23330E+32 0.286002-06\*PTEMPo EMP1= EMP2 = 1×ENTDIF(IIE) 4 3 1\*PTEMP1\*PTEMP2 2 5 0.93460E+00 IIE 4 4 5 J.746CGE+37 :COLLECTOR BASE JUNCTION LEAKAGE RESIST 5 1+COLLCUR(VIC) 4 5 4 1 \* CLTRAN(VIC) ٢ MP7= 0.21900£+02 0.34907=-05\*PTEMP7 MP3= :MP4 =  $1 \star COLDIF(IIC)$ - 4 1 \*PTEMP3\*PTEMP4 5 3.93003E+03 IIC 7 4 5 1 0.10000E+30 :COLLECTOR BULK RESISTANCE

JN.

iD