

**NOTICE WARNING CONCERNING COPYRIGHT RESTRICTIONS:**  
The copyright law of the United States (title 17, U.S. Code) governs the making of photocopies or other reproductions of copyrighted material. Any copying of this document without permission of its author may be prohibited by law.

510.7802

C28n

84-150

c.2

# The Design of an LSI Booth Multiplier: nMOS vs. CMOS Technology

**Marco Annaratone**  
Department of Computer Science  
Carnegie-Mellon University  
Pittsburgh, PA 15232  
U.S.A.

**Wen-Zen Shen**  
Institute of Electronics  
National Chiao-Tung University  
Hsin-Chiu, Taiwan  
Republic of China

Copyright 1984 Marco Annaratone and Wen-Zen Shen

The research was supported in part by the Defense Advanced Research Projects Agency (DoD), ARPA Order No. 3597, monitored by the Air Force Avionics Laboratory under Contract F33615-81-K-1539.

University Libraries  
Carnegie Mellon University  
Pittsburgh PA 15213-3890

## Table of Contents

<b>1. Introduction</b>	<b>3</b>
<b>2. The Design of a Multiplier Based on the Modified Booth Algorithm</b>	<b>5</b>
2.1. Basic Building-blocks Inside the Array	6
2.2. The Problem of Sign Extension	9
<b>3. The Implementation of a 16-bit nMOS Booth Multiplier</b>	<b>19</b>
<b>4. The Implementation of a 24-bit CMOS Booth Multiplier</b>	<b>23</b>
<b>Appendix A. Layout of some basic cells</b>	<b>27</b>



## List of Figures

<b>Figure 2-1:</b>	The three basic cells that are necessary inside the array of a Booth multiplier	10
<b>Figure 2-2:</b>	8-bit multiplication with the necessary sign extension of the partial products to preserve the correctness of the final result	10
<b>Figure 2-3:</b>	Three bits are necessary to handle the sign extension throughout the array	11
<b>Figure 2-4:</b>	Block scheme of the module implementing the recoding algorithm	12
<b>Figure 2-5:</b>	A straightforward implementation of an 8-bit Booth multiplier according to the "sign propagate" method	13
<b>Figure 2-6:</b>	A more compact scheme for an 8-bit Booth multiplier according to the "sign propagate" method	14
<b>Figure 2-7:</b>	Example of the "sign generate" method	16
<b>Figure 2-8:</b>	An 8-bit Booth multiplier using the "sign generate" method	17
<b>Figure 3-1:</b>	The full-adder scheme	19
<b>Figure 3-2:</b>	The full-adder circuit	20
<b>Figure 3-3:</b>	Decode logic scheme	20
<b>Figure 3-4:</b>	Scheme of the recoding logic (C3)	21
<b>Figure 3-5:</b>	Precharged full-adder scheme	22
<b>Figure 4-1:</b>	CMOS full-adder: logic scheme	24
<b>Figure 4-2:</b>	CMOS full-adder: implementation with domino gates	24
<b>Figure 4-3:</b>	The dynamic implementation of the selection logic	25
<b>Figure A-1:</b>	The floorplan of the nMOS implementation: the floorplan for the CMOS version is conceptually identical	27
<b>Figure A-2:</b>	The layout of the nMOS full-adder (top) and decode logic	28
<b>Figure A-3:</b>	The layout of the nMOS C3 logic	29
<b>Figure A-4:</b>	The layout of the CMOS full-adder and selection logic	30
<b>Figure A-5:</b>	The layout of the CMOS C3 logic	31



## List of Tables

<b>Table 2-1:</b>	How each recoded digit influences the A operand	6
<b>Table 2-2:</b>	The complete multiplication process	7
<b>Table 2-3:</b>	The relationship between partial product and recoded signed digits	8
<b>Table 2-4:</b>	Truth table for partial products	8
<b>Table 2-5:</b>	Comparison between the two different methods	18

### **Abstract**

Although the literature on hardware multipliers is so extensive and the topic is so old, there is no comprehensive analysis of the Booth algorithm. By comprehensive, we mean a treatment that starts from the algorithm and goes down to the actual implementation. This paper is mainly focused on the implementation issues that the Booth algorithm arises. A brief description of the algorithm is also included.

The usual version of the algorithm will be presented together with a slightly modified implementation. This different implementation can be considered an improvement over the version which is usually referred to in the literature: it actually allows to implement the multiplier with less area without paying a penalty in speed.

This second version has been implemented both in nMOS and CMOS. The two designs are somewhat opposite in their style and it may be interesting to compare them, especially now that CMOS has definitely become "the" technology of the eighties. The results of the fabricated and tested nMOS implementation are presented.





## 1. Introduction

The design of a hardware multiplier obviously depends on the constraints that must be satisfied at the architectural level, i.e. whether high throughput rather than short latency is desired. In this paper, latency and area-occupation have been considered the most important figures of merit to be minimized. Therefore, serial-parallel and strictly serial multipliers will not be dealt with, because of their high latency. Among all-parallel schemes, the array multiplier has been preferred for its extremely high regularity.

However, the basic array multiplier, like a Baugh and Wooley scheme for two's complement multiplication [1] becomes too much area-consuming when it has to process operands with more than 16 bits. This does not mean that it is presently impossible to implement a 32-bit array multiplier in a single chip. It simply means that the multiplier will occupy most of the available area: therefore, additional circuitry will have to be placed on different chips with the result of slowing down the execution time because of off-chip communication.

If we consider the nMOS technology, which is less area-consuming than a corresponding (i.e. same minimum feature size, same number of interconnection layers) CMOS Bulk technology, a well laid-out *static* full-adder will occupy about 14,000 sq. micron ( $4\mu$  nMOS). A 32-bit array multiplier implemented with *static* nMOS logic would occupy about 14 sq. mm.. Not only is this area too large but, moreover, problems of power consumption make it a "paper design". If dynamic logic, instead of static logic, were used, the area occupied by the multiplier would eventually increase (but this is not true for CMOS, as we shall see later on). Yield is another important consideration that calls for a smaller circuitry.

Therefore, what we need is a scheme which is not simply faster but also less area-consuming than that provided by a straightforward array multiplier. If we considered speed as the only parameter, there would be several schemes that could be used: Wallace trees and Dadda parallel counters are among the most well-known. On the other hand, it is also well-known that, due to their tree structure, they are not suitable for a regular implementation. This is not true if we allow a massive pipelining: in [4] it is shown how a Dadda scheme is indeed regular, when heavily pipelined.

As previously stated, we cannot afford a massive pipelining because of its negative effects on the latency. Moreover, the multiplier we are interested in is a multiplier that can efficiently process operands with up to 64 bits each<sup>1</sup> and therefore we cannot use more exotic approaches (e.g. [7], [8]) that

---

<sup>1</sup>Throughout the entire paper, the expression "n-bit multiplier" will refer to a multiplier that processes two n-bit input operands.

usually outperform more common schemes when operands with *more* than 64-128 bits are concerned.

Another important assumption is that the number system has been considered as given: a positional number system with radix  $r = 2$ , i.e. the usual binary system is assumed; more precisely, two's complement has been adopted. Interesting results could be achieved by using different number systems (e.g. the residue number system) but the paper will not address this issue. Nonetheless, a multiplier featuring regularity and short execution time, still preserving the area-consumption at acceptable levels, will be interesting also when non-positional number systems are concerned.

The algorithm that has been chosen is the "modified Booth algorithm". Two different versions of the algorithm will be discussed: the former is the usual version that has been adopted in other designs [9]. The latter handles the sign extension in a more efficient way and leads to a multiplier which is smaller than the one implemented via the first method.

Two designs will be presented and analyzed in detail: a 16-bit nMOS Booth multiplier and a 24-bit CMOS Bulk P-well Booth multiplier. Both of them use the second version of the algorithm. From an implementation point of view, the two designs are significantly different, since the nMOS version is fully static while the CMOS version is fully dynamic. The nMOS version has been fabricated and tested. Experimental results will be presented.

## 2. The Design of a Multiplier Based on the Modified Booth Algorithm

The original Booth algorithm [2] did not deal with parallel multiplication but was aimed to improve the speed of the add-and-shift algorithm.

The Booth algorithm belongs to the class of "recoding" algorithms, i.e. algorithms that "recode" one of the two operands in such a way that the number of partial products to be added together decreases. A simple recoding scheme would consist, for instance, in sequentially considering all the bits of one operand and in skipping all its zeroes, because they do not contribute to the final result. However, this leads to a variable execution time of the multiplication: if this can still be interesting in self-timed systems, where a "done" signal can announce the completion of the operation, it is useless in other timing strategies where the user has to trigger the system on the worst case, i.e. when the operand has all ones. Actually, the original Booth algorithm itself was not constant in time, although much more effective than the simple "skipping over 0s", because it dealt with *strings* of 0s and 1s properly recoded.

A slightly different algorithm, called "modified Booth algorithm" strictly considers groups of bits of one operand, rather than being able to skip over arbitrarily long strings. This leads to a longer, but constant, execution time. The original Booth algorithm is presented in [5] together with its modified version. A brief analysis of the algorithm will be now introduced for sake of completeness. As an example, an 8-bit multiplier that multiplies two operands,  $A = a_7, \dots, a_0$  and  $B = b_7, \dots, b_0$ , will be considered.

The process of multiplication of two  $n$ -bit binary numbers is equivalent, by using a "paper and pencil" method, to the addition of  $n$ ,  $n$ -bit numbers, properly shifted. This method is used in the array multipliers. The recoding scheme for the Booth algorithm is presented in [5], Table 3.3, p. 163, for a bit-pair recoding.

The Booth algorithm decreases the number of rows that have to be added together, therefore speeding up the computation. The speed up depends on the number of bits that the algorithm considers in each step. If a bit-pair is considered in each step, the scheme will be called "bit-pair recoding"; the speed up, if compared to a straightforward implementation via an array multiplier, also depends on how the two multipliers are implemented. If both of them use a carry-lookahead adder in the last row, the Booth multiplier will give a speed-up of 40%. Moreover, the area will significantly decrease (again, for a factor of 40%, roughly).

The scheme presented in this paper is the bit-pair recoding. Later on, more complex schemes will

be considered. The algorithm operates upon one of the two operands and analyzes pairs of bits and converts them into a set of five signed digit, i.e. 0, +1, +2, -1 and -2. For instance, if the operand B is (LSB on the right):

0 1 1 0 1 1 1 0

the algorithm, will generate the following recoded string:

+2 -1 0 -2

Each recoded digit performs some processing on the other operand (A), according to Table 2-1.

Table 2-1: How each recoded digit influences the A operand

Recoded Digit	Operation on A
0	Add 0 to the partial product
+1	Add A to the partial product
+2	Add 2 x A to the partial product
-1	Subtract A to from the partial product
-2	Subtract 2 x A from the partial product

An example will clarify how the whole algorithm works. Let  $A = 10110101$  and  $B = 01110010$ . We have, by recoding the operand B:

$01110010 \rightarrow +2 -1 +1 -2$

The complete multiplication is shown in Table 2-2. We now have to solve two basic problems:

1. identify the necessary functionalities we need *inside the array* in order to implement the algorithm;
2. because of the sign extension, the shape of the multiplier is trapezoidal rather than rectangular (or romboidal). Therefore, we must reconduct the shape of the array to a rectangle by means of an analysis of the problem of sign extension.

These two problems will be now separately addressed.

## 2.1. Basic Building-blocks Inside the Array

Let A be an n-bit number,  $A = a_{n-1} a_{n-2} \dots a_1 a_0$ . Its two's complement will be:  $A_{tc} = \neg A + 1$ . An n-bit, two's complement number can represent numbers that range from  $-2^{n-1}$  (1000...000) to  $+2^{n-1} - 1$  (0111...111). During the multiplication process, the partial products are computed by multiplying A with the proper recoded signed digit which may be 0, +1, +2, -1, -2. In this case, the

A = 1 0 1 1 0 1 0 1	
x B = 0 1 1 1 0 0 1 0	
0 0 0 0 0 0 0 0 1 0 0 1 0 1 1 0	(-2): take two's complement of A and shift left one position
1 1 1 1 1 1 1 0 1 1 0 1 0 1	(+1): add A shifted two positions (note sign extension)
0 0 0 0 0 1 0 0 1 0 1 1	(-1): take two's complement of A
1 1 0 1 1 0 1 0 1 0	(+2): shift left A one position
1 1 0 1 1 1 1 0 1 0 0 1 1 0 1 0	Final 16-bit result

Table 2-2: The complete multiplication process

partial product may range from  $-2^n$  (i.e.  $+2 \times -2^{n-1}$ ) to  $+2^n$  (i.e.  $-2 \times -2^{n-1}$ ). This means that at least  $n + 2$  bits would be necessary to represent the partial product. However, when the two's complement of a number is taken, there is also an additional "add 1" operation to be performed. Therefore, the maximum number of bits that are actually needed to represent any partial product is  $n + 1$ .

Following the previous discussion, all the partial products can be generated by a structure where only multiplexing elements and an add operation at the least significant bit is required. Table 2-3 shows the relationship between the multiplicand  $A = a_7 a_6 \dots a_0$  and a partial product  $PP = pp_8 pp_7 \dots pp_0$ . Apparently, we should perform an extra addition to take into account the add operation on the LSB bit. However, it is possible to delay this operation by simply using a common carry save technique and a carry-lookahead adder at the bottom of the array.

As it appears evident from Table 2-3, any partial product can be produced by a multiplexer circuit and an adder. We have a truth table of the kind shown in Table 2-4, therefore. The boolean equation that describes the multiplexer is:

$$PP(j) = xP1 \wedge A(i) \vee xP2 \wedge A(i-1) \vee xM1 \wedge \neg A(i) \vee xM2 \wedge \neg A(i-1),$$

while the logic for the "add 1" block is simply:

$$add = xM1 \vee xM2.$$

Multiplier Recoded Digit	Partial Product									add	Remarks
	pp <sub>8</sub>	pp <sub>7</sub>	pp <sub>6</sub>	pp <sub>5</sub>	pp <sub>4</sub>	pp <sub>3</sub>	pp <sub>2</sub>	pp <sub>1</sub>	pp <sub>0</sub>		
0	0	0	0	0	0	0	0	0	0	0	
+1	a <sub>7</sub>	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	0	
-1	$\overline{a_7}$	$\overline{a_7}$	$\overline{a_6}$	$\overline{a_5}$	$\overline{a_4}$	$\overline{a_3}$	$\overline{a_2}$	$\overline{a_1}$	$\overline{a_0}$	1	invert A and add 1 to LSB
+2	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	a <sub>-1</sub>	0	shift A one position left
-2	$\overline{a_7}$	$\overline{a_6}$	$\overline{a_5}$	$\overline{a_4}$	$\overline{a_3}$	$\overline{a_2}$	$\overline{a_1}$	$\overline{a_0}$	$\overline{a_{-1}}$	1	shift A one position left and add 1 to LSB

Table 2-3: The relationship between partial product and recoded signed digits

Multiplier Recoded Digits	Output	add operation
0 (x0)	PP(i) = 0 for i = 1, ..., 8	0
1 (xP1)	PP(i) = A(i) for i = 1, ..., 8	0
2 (xP2)	PP(i) = A(i-1) for i = 1, ..., 8	0
-1 (xM1)	PP(i) = $\overline{A(i)}$ for i = 1, ..., 8	1
-2 (xM2)	PP(i) = $\overline{A(i-1)}$ for i = 1, ..., 8	1

Note that A(8) = A(7) = sign bit of multiplicand

PP(8) = sign bit of partial product

Table 2-4: Truth table for partial products

The three basic cells we need *inside the array* to implement a Booth multiplier are shown in Fig. 2-1. A full-adder and two different combinational circuits, called C1 and C2 are used. C1 is a multiplexer and C2 is an "add 1" generator.

## 2.2. The Problem of Sign Extension

From the previous discussion, only nine bits and an add operation are necessary to represent any partial product, being the ninth bit simply used to represent the sign. In order to reduce the array to a rectangle, the sign extension must be carefully considered. In this section we present two possible approaches to solve the problem of sign extension. For sake of simplicity, the first approach will be referred as the "sign propagate" method while the second one will be referred as the "sign generate" method. The "sign propagate" method has been often used; a CMOS-SOS implementation of it can be found in [9].

### The "Sign Propagate" Method

The partial products in an 8-bit multiplier can be generated by using a 9 x 4 adder array. In order to achieve a correct result, it is necessary to extend the sign of the partial products (see Fig. 2-2). This obviously leads to a multiplier that does not have a rectangular shape.

The sign bits of the partial products are located two bits apart from each other. The second partial product in Fig. 2-2 must propagate to the third row, namely on the sign extension of the third partial product. The problem is graphically shown in Fig. 2-3, where it can be noted that also a *third* bit is necessary, in order to propagate a "minus sign" to the next partial product.

The sign bit for the  $j$ -th partial product  $PP(j)$  is defined as:

$$S(j) = xM2(j) \wedge A(7) \vee xM1(j) \wedge A(7) \vee xP2(j) \wedge A(7) \vee xP1 \wedge A(7)$$

We now define four terms:

Bit(2J):	sign extension to be added to the 8th bit of the next partial product
Bit(2J + 1):	sign extension to be added to the 9th bit of the next partial product
M(J):	it represents whether there is a propagation of a "minus sign" from the previous partial product






Figure 2-1: The three basic cells that are necessary inside the array of a Booth multiplier





Figure 2-2: 8-bit multiplication with the necessary sign extension of the partial products to preserve the correctness of the final result



- additional bits to be added
- minus sign bit to be propagated to the next partial product

Figure 2-3: Three bits are necessary to handle the sign extension throughout the array

M(J+1):                      it represents whether there is a minus sign to be propagated to the next partial product

Therefore:

- if M(J) = 0 (i.e. no minus sign has occurred in the previous stage), then:
  - if S(j) = 0 → Bit(2J) = Bit(2J+1) = M(J+1) = 0;
  - if S(j) = 1 → Bit(2J) = Bit(2J+1) = M(J+1) = 1;
- if M(J) = 1 (i.e. a minus sign has occurred in the previous stage), then:
  - if S(j) = 0 → Bit(2J) = Bit(2J+1) = M(J+1) = 1;
  - if S(j) = 1 → Bit(2J) = 0 and Bit(2J+1) = M(J+1) = 1;

We achieve the following boolean equations:

$$M(J+1) = M(J) \vee S(j);$$

$$Bit(2J) = M(J) \text{ xor } S(j);$$

$$Bit(2J+1) = M(J) \vee S(j) = M(J+1).$$

A module called C3 (see Fig. 2-4) implements the above equations. In other words, C3 is the combinational logic that actually performs both the recoding algorithm and the sign extension. The sign “propagates” from one stage to the next one: this is the reason why this method has been called of the




Figure 2-4: Block scheme of the module implementing the recoding algorithm "sign propagate".

We finally have all the necessary submodules to build the Booth multiplier. Fig. 2-5 shows the straightforward implementation. The A operand, together with its one's complement (not shown in the figure) flow across the carry-save adder array. The B operand is simply processed by the C3 blocks that generate the five selection lines which corresponds to the five signed digits. The Bit(J) terms properly handle the sign extension. A fast carry lookahed adder is used to furthermore speed up the execution time.

It is evident from Fig. 2-5 that the delay associated with this scheme is four full-adders plus the delay introduced by the carry-lookahead adder, *provided that the C3 logic be faster than a single-full adder*. It is also evident that the scheme shown in Fig. 2-5 has not been minimized, e.g. the first row has full-adders with one input only. A much more compact scheme is shown in Fig. 2-6, where only three rows are used. Moreover, the first one is of half-adders. For an n-bit multiplier, this scheme has  $(n/2 - 1)$  rows of  $(n + 1)$  full-adders (or half-adders) each.

#### The "Sign Generate" Method

A different method for sign extension is now presented. The algorithm is discussed for an 8-bit multiplier, but it can be easily extended to operands with any word-length. We can write the sign bit of the *result* as:

$$S = S_0 \sum_{i=8}^{15} 2^i + (S_1 \sum_{i=8}^{13} 2^i) \times 2^2 + (S_2 \sum_{i=8}^{11} 2^i) \times 2^4 + (S_3 \sum_{i=8}^9 2^i) \times 2^6,$$




Figure 2-5: A straightforward implementation of an 8-bit Booth multiplier according to the "sign propagate" method




Figure 2-6: A more compact scheme for an 8-bit Booth multiplier according to the "sign propagate" method

where  $S_0, S_1, S_2$  and  $S_3$  are the sign bits for the four partial products.

Using the two equivalences:

$$\sum_{i=j}^k 2^i = 2^j(2^{k+1-j} - 1) = 2^{k+1} - 2^j$$

$$\neg S_j = 1 - S_j,$$

$S$  becomes:

$$\begin{aligned} S &= (1 - \neg S_0)(2^{16} - 2^8) + (1 - \neg S_1)(2^{16} - 2^{10}) + (1 - \neg S_2)(2^{16} - 2^{12}) + \\ &\quad + (1 - \neg S_3)(2^{16} - 2^{14}) \\ &= [4 - (\neg S_0 + \neg S_1 + \neg S_2 + \neg S_3)]2^{16} + \neg S_0 2^8 + \neg S_1 2^{10} + \neg S_2 2^{12} + \\ &\quad + \neg S_3 2^{14} - 2^8 - 2^{10} - 2^{12} - 2^{14} \\ &= [3 - (\neg S_0 + \neg S_1 + \neg S_2 + \neg S_3)]2^{16} + \neg S_0 2^8 + \neg S_1 2^{10} + \neg S_2 2^{12} + \\ &\quad + \neg S_3 2^{14} + 2^{16} - (2^8 + 2^{10} + 2^{12} + 2^{14}) \end{aligned}$$

As we have:

$$\begin{aligned} 2^{16} &= \sum_{i=0}^{15} 2^i \\ &= \sum_{i=0}^7 2^i + 1 + 2^8 + 2^9 + 2^{10} + 2^{11} + 2^{12} + 2^{13} + 2^{14} + 2^{15} \\ &= 2^8 + 2^8 + 2^9 + 2^{10} + 2^{11} + 2^{12} + 2^{13} + 2^{14} + 2^{15}, \end{aligned}$$

we finally have, for the sign bit of the result:

$$\begin{aligned} S &= [3 - (\neg S_0 + \neg S_1 + \neg S_2 + \neg S_3)]2^{16} + \neg S_0 2^8 + \neg S_1 2^{10} + \neg S_2 2^{12} + \\ &\quad + \neg S_3 2^{14} + 2^8 + 2^9 + 2^{11} + 2^{13} + 2^{15} \end{aligned}$$

The first term of  $S$  is the 17th bit and can be ignored;  $S$  can therefore be written as:

$$S = \neg S_0 2^8 + \neg S_1 2^{10} + \neg S_2 2^{12} + \neg S_3 2^{14} + 2^9 + 2^{11} + 2^{13} + 2^{15} + 2^8.$$

The above equation can be interpreted in the following way:

1. complement the sign bit of each partial product;

2. add 1 to the left of the sign bit of each partial product;
3. add 1 to the 9th bit of each partial product.

An example is shown in Fig. 2-7. In this approach, that we called "sign generate" method the sign bit does not really propagate along the left edge of the array multiplier but is, in some sense, "generated" statically.




Figure 2-7: Example of the "sign generate" method

The hardware of a Booth multiplier that uses this method is different from the one shown in Fig. 2-6. The three operations that are necessary to generate the sign bits involve, as a first step, the negation of the sign bit. This can be easily accomplished by simply exchanging the A operand with its one's complement (and viceversa) when they are input to the C1 logic.

Fig. 2-8 shows the block scheme of an 8-bit multiplier that uses the "sign generate" method. Note that only 8 full-adders are needed for each row. An  $n$ -bit multiplier will consist of  $(n/2 - 1)$  rows with  $n$  full-adders each. Moreover, the C3 logic becomes very simple, because the two terms  $\text{Bit}(2J)$  and  $\text{Bit}(2J + 1)$  are no longer required. A comparison between the two different methods is shown in Table 2-5.

Finally, some considerations on the choice of a bit-pair recoding scheme are worth being made. Undoubtedly, a three-bit recoding scheme seems to be extremely promising, at least for medium-size and large multipliers (i.e. 24 bit-multipliers and larger). Further significant speed up could be achieved and the area could be even smaller. There are some good reasons not to implement a three bit-recoding




Figure 2-8: An 8-bit Booth multiplier using the "sign generate" method



Table 2-5: Comparison between the two different methods

	Sign Propagate	Sign Generate
<i>array size</i>	$(n+1) \times (n/2 - 1)$	$n \times (n/2 - 1)$
<i>first row with</i>	half-adders only	$(n - 1)$ half-adders and 1 full-adder
<i>C3 logic</i>	Complex	Simple
<i>regularity</i>	more regular	less regular

scheme, though.

In a bit-pair recoding scheme, we need the  $A$  and  $2 \times A$  terms, together with their one's complement. The  $2 \times A$  is a simple shift and the one's complement usually comes for free, provided that both inverting and non-inverting latches are used at the input of the multiplier. If a three-bit recoding scheme were used, we would also need the  $4 \times A$  term and the  $3 \times A$ . The time it takes, especially if long operands are concerned, to compute the last term definitely discourages the use of more complex recoding schemes, at least in the VLSI field (arithmetic units inside mainframes have used even four-bit recoding schemes). One solution, which is usually proposed to overcome these problems, is to compute the  $x3$  term during *idle times*, e.g. during precharging. However, this solution does not seem to be easily applicable:

1. a three-bit recoding scheme does not make sense for small multipliers (up to 16-bit) because the increased complexity is not fairly balanced by significant gains both in area and in speed;
2. as far as larger multipliers are concerned, the time for a, for instance, 32-bit addition (that is what the  $x3$  term consists of) cannot be compared to the precharging time, unless extremely fast adders (i.e. area consuming, not regular etc.) are used.

However, one possibility exists, even in the VLSI field, to use a three-bit recoding scheme, i.e. when the multiplier is intended to be simply a component of a more complex structure. In this case there *might* be a sufficiently long idle time, due to architectural constraints, as to allowing the implementation of a more complex recoding.

The same observations held, even more strongly, for recoding schemes using more than three bits. Only when *extremely large* multipliers are involved, these schemes can pay off.

### 3. The Implementation of a 16-bit nMOS Booth Multiplier

A 16-bit Booth multiplier was first implemented in nMOS with a  $3\mu$  minimum feature size. The use of a purely static logic circuitry was mainly due to the necessity of minimizing the area. For the same reason, no pipelining was used. In fact, latency, more than throughput, was considered to be the most important figure of merit, as far as performance are concerned.

The "sign generate" method was implemented. The floorplan of the multiplier is shown in Fig. A-1 (A operand on the right, B operand on the top, result on the left and bottom sides). Vdd and GND run horizontally, together with the A and Abar lines. The five control signals (i.e. x0, xM1, xM2, xP1 and xP2) run vertically in polysilicon. These polysilicon lines have compelled us to use area-consuming buffers to drive the load (see Fig. A-3). Actually, inverters rather than superbuffers have been used. This choice, that undoubtedly negatively effects the performance, was due to pitch-matching reasons.




Figure 3-1: The full-adder scheme

The core part of the multiplier is an array of full-adders and multiplexing logic. The left column contains the recode logic (i.e. the C3 logic). The full-adder scheme, together with its implementation is shown respectively in Fig. 3-1 and Fig. 3-2. The decode logic is shown in Fig. 3-3. The full-adder and the decode logic occupy an area of  $94.5 \times 157.5 \mu$ . The layout of the cell is shown in Fig. A-2. The scheme of the full-adder is straightforward and does not deserve any comment. The recoding logic was implemented via a PLA and its scheme is shown in Fig. 3-4. The layout of a single C3 logic circuit is shown in Fig. A-3. Its area is  $303 \times 144 \mu$ .

The leftmost column and the bottom row is a 32-bit adder based on the Brent and Kung scheme [3]. Each half of the 32-bit adder occupies an area of  $1405.5 \times 349.5 \mu$ . The multiplier, under




Figure 3-2: The full-adder circuit




Figure 3-3: Decode logic scheme

simulation, featured a worst-case delay of 230 nsec. (pads were included). Performance could be better optimized by eliminating some load-mismatching inside the full adder-cell, with a possible improvement of 4 nsec. per stage, i.e. about 30 nsec. Another possibility would be to use precharged full-adders in the array: a scheme for a precharged full-adder is shown in Fig. 3-5: in this case, the utilization of the multiplier decreases, because of the precharge time. The chip has been tested and found functional. The actual delay ranges from 240 nsec. in the fastest chip to 270 nsec. in the slowest sample. The whole




Figure 3-4: Scheme of the recoding logic (C3)

multiplier occupies an area of  $2134.5 \times 1599 \mu$ . Careful elimination of load-mismatching and an even more compact layout might speed up the multiplier to 200 nsec. (data in, data out). No precise data are available on power consumption; a reasonable figure is about 350 mW.




Figure 3-5: Precharged full-adder scheme

## 4. The Implementation of a 24-bit CMOS Booth Multiplier

The approach that has been followed in the design of the 24-bit CMOS Booth multiplier was opposite. CMOS static design is not usually a wise choice, for two main reasons:

1. it is extremely area-consuming (one pull-up device for each pull-down device);
2. it is slow: the capacitance of each input is the contribution of *two* capacitances, i.e. pull-down's and pull-up's.

We decided therefore to use some kind of dynamic logic and domino logic [6] has been used. The only significant drawback of domino logic is that, being a non-inverting logic, an XOR gate is not provided. This does not significantly affect the design of adders, because carry-lookahead schemes can be almost completely implemented in domino logic (an XOR is necessary only in the last stage) and actually the same fast adder used in the nMOS version was used in the CMOS implementation. The major problem was the design of the full-adder, because of the lack of the XOR gate. The scheme shown in Fig. 4-1 and Fig. 4-2 features one static inverter only inside the full-adder (besides the buffering inverters used in domino gates). If the three inputs to the full-adder had been available together with their complements, different, smaller schemes could have been used. In the case of a multiplier of this kind (and, generally, with all the array multipliers) it does not seem to pay off to provide each full-adder with inputs of both polarities. The layout of the full-adder and selection logic is shown in Fig. A-4.

The C1 (selection) logic deserves some comment because it differs from the one used in the nMOS version. Its scheme is shown in Fig. 4-3. The use of purely static transmission gates was not considered because it would have been necessary to carry ten selection lines instead of 5. A selection logic that could use n-channel transistor only have been chosen. As it is risky to use unilateral transmission gates in CMOS Bulk, a dynamic logic has been used. The same clock that precharges all the domino gates in the multiplier, pulls up also the output of the selection logic. Note that, although at the expense of five more n-channel transistors, there is never a path from V<sub>DD</sub> to GND. When the precharge signal will go high, the selection logic will select one of five inputs. At this point, the n-channel transistors will simply, if the case, pull down the node. As far as the C3 logic is concerned, after a trivial rearrangement of scheme, a dynamic PLA-like circuit has been designed. Its layout is shown in Fig. A-5. Well and P+ masks have been omitted.

The technology used has been CMOS Bulk P-well, with a 3  $\mu$  minimum feature size, one level of metal. The full-adder and selection logic take 131 x 272  $\mu$ , while the C3 logic takes 340 x 267  $\mu$ . The 24-bit fast adder takes 579 x 3031  $\mu$ . The whole multiplier takes 4010 x 3520  $\mu$ . The correspondent 24-bit, nMOS multiplier would have taken about 3000 x 2200  $\mu$ . Even domino logic cannot significantly




Figure 4-1: CMOS full-adder: logic scheme




Figure 4-2: CMOS full-adder: implementation with domino gates




Figure 4-3: The dynamic implementation of the selection logic

decrease the area consumption, if a comparison with nMOS is made. However, the decrease in area is *significant* when we take into account a fully static CMOS implementation: a 24-bit Booth CMOS static multiplier would take about  $5500 \times 3400 \mu$ .





# Appendix A

## Layout of some basic cells

Figure A-1: The floorplan of the nMOS implementation: the floorplan for the CMOS version is conceptually identical




Figure A-2: The layout of the nMOS full-adder (top) and decode logic




Figure A-3: The layout of the nMOS C3 logic




Figure A-4: The layout of the CMOS full-adder and selection logic





Figure A-5: The layout of the CMOS C3 logic



### References

- [1] Baugh, C.R. and Wooley, B.A.  
A Two's Complement Parallel Array Multiplication Algorithm.  
*IEEE Trans. on Comput.* C-22:1045-1047, 1973.
- [2] Booth, A.D.  
A Signed Binary Multiplication Technique.  
*Q.J. Mech. Appl. Math.* 4:236-240, 1951.
- [3] Brent, R.P. and Kung, H.T.  
A Regular Layout for Parallel Adders.  
*IEEE Trans. on Comput.* , 1981.
- [4] Cappello, P.R. and Steiglitz, K.  
A VLSI Layout for a Pipelined Dadda Multiplier.  
*ACM Trans. on Computer Systems* 1(2):157-174, May, 1983.
- [5] Cavanagh, J.J.F.  
*Computer Science Series: Digital Computer Arithmetic.*  
McGraw-Hill Book Co., 1984.
- [6] Krambeck, R.H., Lee, C.M. and Law, H.S.  
High-speed Compact Circuits with CMOS.  
*IEEE Journal Solid State Circuits* SC-17(3):614-619, June, 1982.
- [7] Luk, W.K.  
A Regular Layout for Parallel Multiplier of  $O(\log^2 n)$  Time.  
In Kung, H.T., Sproull, R.F. and Steele, G.L., Jr. (editor), *VLSI Systems and Computations*,  
pages 317-326. Computer-Science Department, Carnegie-Mellon Univeristy, Computer  
Science Press, Inc., October, 1981.
- [8] Preparata, F.P.  
A Mesh-Connected Area-Time Optimal VLSI Integer Multiplier.  
In Kung, H.T., Sproull, R.F., and Steele, G.L., Jr. (editors), *VLSI Systems and Computations*,  
pages 311-316. Computer Science Department, Carnegie-Mellon University, Computer  
Science Press, Inc., October, 1981.
- [9] Ware, F.A., McAllister, W.H., Carlson, J.R., Sun, D.K. and Vlach, R.J.  
64 Bit Monolithic Floating Point Processors.  
*IEEE Journal of Solid-State Circuits* SC-17(5):898-907, October, 1982.